MicroSim PSpice A/D

Circuit Analysis Software

Reference Manual

Version 7.1, October, 1996.

Copyright 1996, MicroSim Corporation. All rights reserved. Printed in the United States of America.

MicroSim Trademarks

Referenced herein are the registered trademarks used by MicroSim Corporation to identify its products. MicroSim is the exclusive owner of: "MicroSim," "PSpice," "PLogic," "PLSyn" and "Polaris."

Trademarks of MicroSim include: "DesignLab" and "Setting the Standard for Desktop EDA."

Additional marks of MicroSim include: "StmEd," "Stimulus Editor," "Probe," "Parts," "Monte Carlo," "Analog Behavioral Modeling," "Device Equations," "Digital Simulation," "Digital Files," "Filter Designer," "Schematics," "MicroSim PCBoards," "PSpice Optimizer," and variations thereon (collectively the "Trademarks") are used in connection with computer programs. MicroSim owns various trademark registrations for these marks in the United States and other countries.

All Other Trademarks

MicroSoft, MS-DOS, Windows, Windows NT and the Windows logo are either registered trademarks or trademarks of Microsoft Corporation.

Adobe, the Adobe logo, Acrobat, the Acrobat logo, Exchange and PostScript are trademarks of Adobe Systems Incorporated or its subsidiaries and may be registered in certain jurisdictions.

ShapeBased is a trademark and SPECCTRA and CCT are registered trademarks of Cooper & Chyan Technologies Inc. (CCT). Materials related to the CCT SPECCTRA Autorouter have been reprinted by permission of Cooper & Chyan Technology, Inc.

Xilinx is a registered trademark of Xilinx Inc. All, X- and XC- prefix product designations are trademarks of Xilinx, Inc.

EENET is a trademark of Eckert Enterprises.

All other company/product names are trademarks/registered trademarks of their respective holders.

Copyright Notice

Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of MicroSim Corporation.

As described in the license agreement, you are permitted to run one copy of the MicroSim software on one computer at a time. Unauthorized duplication of the software or documentation is prohibited by law.

Technical Support Sales Department

Internet Tech.Support@MicroSim.com Internet Sales@MicroSim.com Phone (714) 837-0790 Phone 800-245-3022 FAX (714) 455-0554
AUTOFAX (714) 454-3296 (714) 454-3296

Contents

[Before you Begin](#page-15-0)

Chapter 1 [Commands](#page-39-0)

Chapter 2 [Analog Devices](#page-119-0)

Chapter 3 [Digital Devices](#page-234-0)

[Chapter 4](#page-341-0) Parts

Chapter 5 [Customizing Device Equations](#page-413-0)

Chapter 6 [Convergence and "Time Step Too Small Errors"](#page-426-0)

Figures

Tables

xvi

xvii

Before you Begin

Welcome to MicroSim

Welcome to the MicroSim family of products. Whichever programs you have purchased, we are confident that you will find they meet your circuit design needs. They provide an easy-to-use, integrated environment for creating, simulating and analyzing your circuit designs from start to finish.

Overview

The MicroSim family of products is fully intergrated, giving you the flexibility to work through your circuit design in a consistent environment.

This manual contains the reference material needed when working special circuit analysis in PSpice A/D.

Included in this manual are detailed command descriptions, start-up option definitions, and a list of supported devices in the digital and analog device libraries.

How to Use this Manual

This manual has comprehensive reference material for all of the MicroSim Circuit Analysis programs, which include:

- PSpice A/D
- PSpice A/D Basics+
- PSpice
- PSpice Basics

This manual assumes that you are familiar with MicroSoft Windows (3.1, 3.11, NT or 95), including how to use icons, menus and dialog boxes. It also assumes you have a basic understanding about how Windows manages applications and files to perform routine tasks, such as starting applications and opening and saving your work. If you are new to Windows, please review your *MicroSoft Windows User's Guide.*

Note For UNIX users: All screen captures in this manual are of Windows dialog boxes and windows. Most options in these dialog boxes and windows are available in your operating environment. When certain options are not available to you, or you must do something differently than what is primarily outlined, information specific to your platform is provided.

Manual Conventions

Before using your circuit analysis software, it is important to understand the conventions used in this documentation.

Typographical Conventions

This manual generally follows the conventions used in the *MicroSoft Windows User's Guide*. Procedures for performing an operation are generally numbered with the following typographical conventions.

Command Syntax Formats

The following table provides the command syntax formats.

Numeric Value Conventions

The numeric value and expression conventions in the following table not only apply to the PSpice commands described in Chapter One, but also to the device declarations and interactive numeric entries described in subsequent chapters.

Literal numeric values are written in standard floating point notation. PSpice applies the default units for the numbers describing the component values and electrical quantities. However, these values can be scaled by following the number using the appropriate scale suffix as shown in the following table.

* Clock cycle varies and must be set where applicable.

Numeric Expression Conventions

Numeric values can also be indirectly represented by parameters (see the .PARAM command in Chapter One). Numeric values and parameters can be used together to form arithmetic expressions. PSpice expressions can incorporate the intrinsic functions shown in the following table.

The Function column lists expressions that PSpice and PSpice A/D recognize. The Meaning column lists the mathematical definition of the function. There are some differences between these functions available in PSpice and those available in Probe. Refer to Probe Help for more information.

* Most numeric specifications in PSpice allow for arithmetic expressions. Some exceptions do exist and are summarized in your *user's guide*. There are also some differences between the intrinsic functions available in PSpice and those available in Probe. Refer to your user's guide for more information on Probe.

Expressions can contain the standard operators as shown in the following table. These mathematical operators can be used in all MicroSim simulators.

Table 0-1

Related Documentation

The documentation for all MicroSim products is available in both hardcopy and on-line.

* On-line documentation is available only to those users who install MicroSim products by CD-ROM.

** This manual is provided in on-line format *only*.

Command Line Options for MicroSim Application

Command Files

A command file is an ASCII text file which contains a list of commands to be executed. A command file can be specified in multiple ways:

- At the command line when starting Probe, StmEd, or Parts,
- By selecting Run Commands from the File menu and entering a command file name (for Windows Probe and StmEd only), or
- At the PROBECMD or STMEDCMD command line, found in the configuration file "msim.ini" (for Windows Probe and StmEd only).

The command file is read by the program and all of the commands contained within the file are executed. When the end of the command file is reached, commands are taken from the keyboard and the mouse. If no command file is specified, all of the commands are received from the keyboard and mouse.

The ability to "record" a set of commands can be useful when executing Probe, Parts, and StmEd. This is especially useful in Probe, when you are repeatedly doing the same simulation and looking at the same waveform with only slight changes to the circuit before each run. It can also be used to automatically create hard copy output at the end of very long (e.g., overnight) simulation runs.

Creating and Editing Command Files

You can create your own command file using a text editor, or in Probe and StmEd, you can use the File/Log Commands menu item (see ["Log](#page-27-0) [Files" on page xxxi](#page-27-0) for an example), to record a list of transactions in a "log" file, then use File/Run Commands to start running the logged file.

If you choose to create a command file using a text editor, note that the commands in the command file are the same as those available from the keyboard with these differences:

• The name of the command or its first capitalized letter can be used.

- Any line that begins with an "*" is a comment.
- Blank lines are ignored, therefore, they can be added to improve the readability of the command file.
- The commands "@CR", "@UP", "@DWN", "@LEFT", "@RIGHT", and "@ESC" are used to represent the \langle Enter \rangle , \langle \rangle , \langle \downarrow \rangle , \langle \leftrightarrow , \iff , and \iff keys, respectively.
- The command "Pause" causes Probe, Parts, or StmEd to wait until any key on the keyboard is pressed. In the case of Probe, this can be useful to examine a waveform before the command file draws the next one.

The commands are one to a line in the file, but comment and blank lines can be used to make the file easier to read.

Assuming that a Probe data file has been created by simulating the circuit "example.sch," you can manually create a command file (using a text editor) called "example.cmd" which contains the commands listed below. This set of commands draws a waveform, allows you to look at it, and then exits Probe.

```
* Display trace v(out2) and wait
Trace Add
v(out 2)
Pause
* Exit Probe environment
File Exit
```
See ["Simulation Command Line Specification Format" on page xxxiv](#page-30-0) and ["Simulation Command Line Options" on page xxxiv](#page-30-0) for specifying command files on the simulation command line. See ["Probe Command](#page-34-0) [Line Specification Format" on page xxxviii](#page-34-0) and ["Probe Command Line](#page-34-0) [Options" on page xxxviii](#page-34-0) for details on specifying the /C or -c option for Probe.

Note Once you activate cursors via the Tools/Cursor command, any mouse or keyboard movements that you make for moving the cursor will not be recorded in the command file. You can use the Tools/Cursor commands (i.e., Peak, Trough, etc.), and they will be recorded in your command file, but when replaying the command file, they may not work the same since cursor movement is not recorded. For example, the direction of the cursor movement is not recorded if you use the mouse or arrow keys.

Note The Search Commands feature is a Cursor option that allows you to position the cursor at a particular point. You can learn more about Search Commands by consulting Probe Help.

Log Files

Instead of creating command files "by hand," using a text editor, they can be automatically generated by creating a "log" file while running Probe, Parts, or StmEd. While executing the particular package, all of the commands given are saved in the log file. The format of the "log" file is correct for use as a command file.

You can automatically create a ".log" file in Windows Probe or StmEd by selecting File/Log Commands and entering a log file name. This will turn logging "on." Any action taken after starting Log Commands is logged in the named file and can be run in another session by using the File/Run Commands option.

You can also create a log file for Probe, StmEd, or Parts by using the /l or -l option at the command line. For example:

PROBE /L EXAMPLE.LOG(PC) probe -l example.log(Sun or HP)

Of course, you can use a name for the log file that is more recognizable, such as "acplots.cmd" (to Probe, Parts, and StmEd, the file name is any valid file name for your computer).

Note Sun and HP users must use the dash (-) separators, and file names are case sensitive. PC users can use either separator (/) or (-), and file names can be in upper or lower case.

Editing Log Files

After Probe, Parts, or StmEd is finished, the log file is available for editing to customize it for use as a command file. You can edit the following items:

- Add blank lines and comments to improve readability (perhaps a title and short discussion of what the file does).
- Add the "Pause" command for viewing waveforms before proceeding.

• Remove the "Exit" command from the end of the file, so that Probe, Parts, and StmEd do not automatically exit when the end of the command file is reached.

You can add or delete other commands from the file or even change the file name to be more recognizable. It is possible to "build" onto log files, either by using your text editor to combine files or by running Probe, Parts, and StmEd with both a command and log file:

```
PROBE /C IN.CMD /L OUT.LOG(PC)
probe -c in.cmd -l out.log(Sun & HP)
```
The file "in.cmd" gives the command to Probe, and Probe saves the (same) commands into the "out.log" file. When "in.cmd" runs out of commands, and Probe is taking commands from the keyboard, these commands also go into the "out.log" file.

Example: Log and Run Commands in Probe

Following is a simple example (using the data file "example.dat"), of how logging can be used in Probe to record and save user actions to a command file. Command files are useful if you need to remember the steps taken in order to display a set of waveforms for any given data file.

- **1** Start Probe.
- **2** Select File/Log Commands.
- **3** Enter "2traces" in the Log file name field, and click OK. When a check mark is placed in the box next to File/Log Command, this indicates that logging is turned on, and stays on until the box is no longer checked.
- **4** Select File/Open.
- **5** Select "example.dat" (from the examples directory) and click OK.
- **6** Select Trace/Add, click on the trace names V(OUT1) and V(OUT2), and click OK.
- **7** At this point, turn logging *off* by selecting File/Log Commands. This removes the check mark next to the command.

Now that logging is turned off, any command issued is no longer logged in the command file. Probe accepts commands from the mouse and keyboard but does not record them.

You can view the command file from any text editor. Command files can be edited or appended to depending on the types of commands you want to store for future use. The file "2traces.cmd" should look as shown

below (with the exception of a different file path).

```
*Command file created by Probe - Wed Apr 17 10:33:55
File Open
/msim/probe/example.dat
OK
Trace Add
V(OUT1) V(OUT2)
OK
```
Now run the command file. The Probe window is still displayed and idle since we did not exit the program. To run the command file that was created:

- **1** Select File/Run Command.
- **2** Select "2traces.cmd" and click OK. The two traces should appear as before, and as shown in below.

Simulation Command Line Specification Format

The format for specifying command line options for PSpice and PSpice A/D are as follows.

PSpice A/D and PSpice

pspice.exe [option]*[input file][output file][data filel

- *input file* Specifies the name of a circuit file for PSpice or PSpice A/D to simulate after it starts. The *input file* name can include wildcard characters '*' or '?' in which case all file names matching the specification are simulated.
- *output file* Specifies the name of the output file. By default, the *output file* name has a ".out" extension. Also the name of the *output file* name defaults to the name of the *input file* with a ".out" extension.
- *data file* Specifies the name of the Probe data file. By default, the name of the Probe *data file* defaults to the name of the *input file* with a ".dat" extension.
- *option* One or more of the options listed in "Probe Command Line Options" on [page xxxviii.](#page-34-0)

Simulation Command Line Options

The simulation command line can contain options and file specifications. These items can be specified in a few different ways.

From Schematics

When activated, Schematics uses initialization settings in the "msim.ini" initialization file. You can modify the way the simulator is activated from within Schematics, through the Options/Editor Configuration/App Settings dialog box. Command options entered through this dialog box take effect when the simulator is started through the Schematics Analysis/Simulate command. To specify a simulator option via Schematics, select Options/Editor Configuration/App Settings.

Type the name of the simulator executable and any / or - options in the Command field of the Simulate Command section of the App Settings dialog. [See "Simulation Command Line Options" on page xxxiv](#page-30-0) for the available simulation options.

If you want to use a configuration file other than "msim.ini" for MicroSim programs started via Schematics, select Options/Editor Configuration/App Settings.

Click on the Other button in the Configuration File section of the App Settings dialog box, and specify the name and path of the initialization file you want Schematics to use. (Remember to use the -i option.)

From the "msim.ini" configuration file

You can customize your initialization file to include command line options by manually editing the PSPICECMD line in "msim.ini." These options apply when the simulator is started from within Schematics using the default "msim.ini."

From the Windows Program Manager

Select the PSpice or PSpice A/D icon, then select File/Properties from the Program Manager main menu. Enter the command line specification and options. These options apply when the simulation is started by double-clicking on the PSpice or PSpice A/D icon.

From the Unix Command Line (Sun and HP)

Type the name of the simulator executable and any - (dash) options on the command line.

Examples of using command line options are:

pspice.exe -wPause=5 pspice.exe -wOUT=new

Or, from the configuration file "msim.ini"

PSPICECMD=pspice -wtxt=doc pspicecmd=pspice /bf=2

For more information about simulation command line options see the following table.

* On the PC, options can be entered using the dash (-) or slash (/) separator. Sun and HP users must use the dash (-) separator and file names are case sensitive.

Probe Command Line Specification Format

The format for specifying command line options for Probe is as follows.

probe[option]*[data file]

option One or more of the options specified in *[Probe Command Line Options](#page-36-0)* on page [xl.](#page-36-0)

data file Specifies the name of the Probe data file. By default the name of the Probe *data file* is the name of the *input file* with a ".dat" extension.

Probe Command Line Options

Probe options are specified as follows.

In Schematics

Run Probe Command field of the Options/Editor Configuration/App Settings dialog box. These options apply when Probe is started from **Schematics**

In Windows

Probe options can be specified on the command line in the Program Manager's File/Properties dialog. These options apply when the simulation is started by double-clicking on the Probe icon. Options specified on the command line are not effective when Probe is started from Schematics.

On the Sun and HP

By typing the executable at the command line. See <Italicred>Probe Command Line Specification Format on page [xli](#page-37-0) for details on specifying the executable on the command line. Note that for Unix platforms, file names are case sensitive.

On the PROBECMD line in the configuration file "msim.ini." These options apply when Probe is started from within Schematics using the default "msim.ini."

The command line options can be separated by spaces or in a continuous string, therefore:

PROBE -c makeplot.cmd -p newamp.prb probe -cmakeplot.cmd-pnewamp.prb

are equivalent. The order of the options does not matter.

The command line options that use <*file name*> assume default extensions. These command line options can be used without specifying the extension to <*file name*>. For example:

```
probe -c makeplot -p newamp
probe -c makeplot.cmd -p newamp.prb
```
achieve the same results. However, Probe searches first for the exact <*file name*> specified for these command line options and if that <*file name*> exists, Probe uses it. If the exact <*file name*> does not exist, Probe adds default extensions to <*file name*> and searches for those. The following default extensions are used:

```
<file name[.dat]>-Probe data file
-c<file name[.cmd]>-command file
-l<file name[.log]>-log file
-p<file name[.prb]>-macros, goal functions, and 
displays file
```
Note You can learn more about Probe macros by consulting Probe Help.
The available Probe command line options are listed in the following table.

Table 0-2 *Probe Command Line Options*

Option [*]	Description			
$-bn$ \langle <i>number of</i> buffers>	Determines the number of buffers to potentially allocate for the Probe data file. Zero buffers means to do all reading directly from the disk. Allocating a large number of buffers can speed up a readin from a large simulation, but will increase memory requirements. Exceeding physical memory will either slow down the readin, or will make it fail. The default number of buffers is 4, or 1 buffer, if you are using CSDF.			
-bs <buffer size<br="">factor</buffer>	Determines the size of the individual buffers which will be read from the Probe data file. Using a larger buffer size can reduce execution time, but at the expense of increasing the memory requirements. The values for the buffer files work as follows: $-bs2$ $-bs3$ $-bs4$ $-bs5$ $-bs6$ option: -bs0 -bs1 512 1024 2048 4096 8192 value: 256 16384 The default is 4K, or 8K, if you are using CSDF.			
$-c <$ file name $>$	Specifies the command file, which runs the session until the command file ends or Probe quits.			
$-i <$ file name $>$	Specifies the name of an alternate initialization file. If not specified, Probe will use \windows\msim.ini.			
$-l <$ file name>	Creates a "log" file, which saves the commands from this session. This log file can later be used as an input command file for Probe.			
$-p \leq$ file name>	Specifies a file which contains goal functions for Performance Analysis, macro definitions, and display configurations. This file is loaded after the global ".prb" file (specified in the ".ini" file by the line PRBFILE=msim.prb), and the local ".prb" file \langle file name>.prb), have been loaded. Definitions in this file will replace definitions from the global or local ".prb" files that have already been loaded.			

* On the PC, options can be entered using the dash (-) or slash (/) separator. Sun and HP users must use the dash (-) separator and file names are case sensitive.

Parts Command Line Options

The table below lists the available command line options for Parts.

Table 0-3 *Parts Command Line Options*

Option [']	Description
$-c \leq$ file name>	Specifies the "macro" command file, which runs the session until the command file ends or Parts quits.
$-d <$ file name $>$	Specifies a particular device file, which defines the display and hard copy device types for Parts. If a device file is not specified, the default is "pspice.dev."
$-l$ \langle <i>file name</i> $>$	Creates a "log" file, which saves the commands from this session in a command file for later use.

* On the PC, options can be entered using the dash (-) or slash (/) separator. Sun and HP users must use the dash (-) separator and file names are case sensitive.

The command line options can be space separated or a continuous string, so that:

```
parts -d ega.dev -c makeplot.cmd
parts -cmakeplot.cmd-dega.dev
```
are equivalent. As shown in this example, the order of the options does not matter.

If you do not specify a device file, Parts looks for the device file "pspice.dev." So:

parts parts -d pspice.dev

are equivalent.

As you finish each device, its model or subcircuit is written to a file with that device's name and with the extension ".mod." For instance, if you extracted the parameters for the 1N914 diode, the 2N3306 transistor, and the OP27 opamp, at the end of the Parts session your working directory would contain the files D1N914.MOD, Q2N3306.MOD, and OP27.MOD with the corresponding models and subcircuits. Normally, you would copy the data from these result files into your library file(s), and then delete the individual model (".mod") files.

Stimulus Editor Command Line Options

StmEd command line options can be entered in the following format:

stmed [option]* [input file]

input file The name of a new or existing circuit file, and

option One or more of the options listed in the table that follows.

The command line options can be separated by spaces or listed as a continuous string. This means:

stmed -dega.dev -cmakestm.cmd newstm.cir stmed -cmakestm.cmd-dega.dev newstm.cir stmed -d ega.dev -c makestm.cmd newstm.cir

are all equivalent.

*On the PC, options can be entered using the dash (-) or slash (/) separator. Sun and HP users must use the dash (-) separator and file names are case sensitive**.**

Commands

Overview

This chapter contains a table of naming and numerical conventions, having detailed descriptions of each PSpice "dot" command.

Command Reference

Table 1-1 lists all of the PSpice and PSpice A/D analysis "dot" commands. The "dot" command is contained in the circuit file. Schematics users can enter analysis specifications through the Analysis/ Setup dialog box.

Table 1-1 *Command Summary*

Type	Corresponding PSpice Command	Description	Page
Circuit File Processing	.END	End of circuit simulation description	$1 - 12$
	.FUNC	Expression function definition	<u>1-15</u>
	.INC	Include specified file	$1 - 17$
	.LIB	Reference specified library	$1 - 18$
	.PARAM	Parameter definition	<u>1-41</u>
Miscellaneous	ALIASES	Starts alias definition	<u>1-6</u>
	.ENDALIASES	Ends alias definition	<u>1-6</u>
	.EXTERNAL	Identifies nets representing the outermost (or peripheral), connections to the circuit being simulated	<u>1-13</u>
	.OPTIONS	Sets miscellaneous simulation limits, analyses control parameters, and output characters	$1 - 35$
	STMLIB	Specifies a file name containing .STIMULUS information	<u>1-61</u>
	.STIMULUS	Stimulus device definition	$1 - 62$
	TEXT	Text expression, parameter, or file name used by digital devices	$1 - 67$

Table 1-1 *Command Summary*

.AC (AC Analysis)

<*sweep type*> The sweep type must be either LIN, OCT, or DEC.

*One of the sweep types LIN, OCT, or DEC, must be specified.

<*points value*> The points value (an integer), is the number of points in the sweep.

<*start frequency value*> <*end frequency value*>

The end frequency values *must not be less than* the start frequency value, and both must be greater than zero. The whole sweep must include at least one point.

The simulator calculates the frequency response by linearizing the circuit around the bias point. All independent voltage and current sources which have AC values are inputs to the circuit.

Note A .PRINT, .PLOT, or .PROBE command must be used to get the results of the AC sweep analysis.

If a group delay ("G" suffix) is specified as an output, the frequency

steps must be close enough together that the phase of that output changes smoothly from one frequency to the next. Group delay is calculated by subtracting the phases of successive outputs and dividing by the frequency increment.

During AC analysis, the only independent sources which have nonzero amplitudes, are those using AC specifications. The SIN specification does not count as it is used only during transient analysis.

AC analysis is a linear analysis. To analyze nonlinear functions, such as mixers, frequency doublers, and AGC, it is necessary to use transient analysis.

.ALIASES, .ENDALIASES (ALIASES and ENDALIASES)

.DC (DC Analysis)

Nested Sweep

For a nested sweep, a second sweep variable, sweep type, start, end, and increment values can be placed after the first sweep. In the nested sweep example, the first sweep is the "inner" loop: the entire first sweep is performed for each value of the second sweep.

The rules for the values in the second sweep are the same as for the first. The second sweep generates an entire .PRINT table or .PLOT plot for each value of the sweep. Probe allows nested sweeps to be displayed as a family of curves.

Sweep Type

The sweep can be linear, logarithmic, or a list of values. .

*For [*linear sweep type*], the keyword LIN is optional, but either OCT or DEC must be specified for the <*logarithmic sweep type*>

<*sweep variable name*>

After the DC sweep is finished, the value associated with <*sweep variable name* is set back to the value it had before the sweep started. The following items can be used as sweep variables in a DC sweep:

.DISTRIBUTION (User-Defined Distribution)

This method permits distributions which have different excursions in the positive and negative directions. It also allows the use of one distribution even if the tolerances of the components are different so long as the general shape of the distributions are the same.

To illustrate, assume there is a one µfd capacitor which has a variation of -50% to $+25$ %, and another which has tolerances of -10% to $+5$ %. Note that both capacitors' tolerances are in the same general shape, that is, both have negative excursions twice as large as the positive excursions.

```
.distribution cdistrib (-1,1) (.5, 1) (.5, 0) (1, 0)
c1 1 0 cmod 11u
c2 1 0 cmod2 1u
.model cmod1 cap (c=1 dev/cdistrib 50%)
.model cmod2 cap (c=1 dev/cdistrib 10%)
```
The steps taken are:

- **1** Assume that a <*temporary random value*> of .3 is generated.
- **2** The area under the cdistribution (1.5) is normalized to 1.0.
- **3** The <*final random number*> is therefore -0.55 (the point where the normalized area equals .3).
- **4** For c1, this -0.55 is then scaled by 50% resulting in -.275, for c2, it is scaled by 10% resulting in -0.055. (Separate random numbers are generated for each parameter that has a tolerance unless a tracking number is specified.)
- **Comments** When using Schematics, several distributions can be defined by configuring an "include" file containing the .DISTRIBUTION command. For details on how to do this, refer to your PSpice user's guide.

If you are not using Schematics, a user-defined distribution can be specified as the default by setting the DISTRIBUTION parameter in the .OPTIONS command.

.END (End of Circuit)

.EXTERNAL (External Port)

.FOUR (Fourier Analysis)

.FUNC (Function)

.IC (Initial Bias Point Condition)

.INC (Include File)

.LIB (Library File)

Library files can contain:

- comments,
- .MODEL commands,
- subcircuit definitions (including the .ENDS command),
- .PARAM commands,
- .FUNC commands, and
- .LIB commands.

No other statements are allowed. For further discussion of library files, refer to your PSpice user's guide.

.LOADBIAS (Load Bias Point File)

.MC (Monte Carlo Analysis)

1-22 Commands

<*function*> Specifies the operation to be performed on the values of <*output variable*> to reduce these to a single value. This value is the basis for the comparisons between the nominal and subsequent runs.

The <*function*> must be one of the following.

Note <function> and all [option]s (except for <output type>) have no effect on the Probe data that is saved from the simulation. They are only applicable to the output file.

Can include zero or more of the following.

* If RANGE is omitted, then <function> is evaluated over the whole sweep range. This is equivalent to RANGE(*,*).

1-24 Commands

.MODEL (Model)

Devices can only reference models of a corresponding type; e.g.,

- A JFET can reference a model of types NJF or PJF, but not of type NPN.
- There can be more than one model of the same type in a circuit, although they must have different names.

Following the <*model type*> is a list of parameter values enclosed by parentheses. None, any, or all of the parameters can be assigned values. Default values are used for all unassigned parameters. The lists of parameter names, meanings, and default values are found in the individual device descriptions.

[*tolerance specification*]

Can be appended for each parameter, using the format:

[DEV [*track & dist*] <*value*>[%]] [LOT [*track & dist*] <*value*>[%]]

to specify an individual device (DEV) and the device lot (LOT) parameter value deviations. The tolerance specification is used by the .MC analysis only.

The LOT tolerance requires that all devices that refer to the same model use the same adjustments to the model parameter. DEV tolerances are independent, that is each device varies independently. The "%" shows a relative (percentage) tolerance. If it is omitted, <*value*> is in the same units as the parameter itself.

[*track & dist*] Specifies the tracking and non-default distribution, using the format:

[/<*lot #*>][/<*distribution name*>].

These specifications must immediately follow the keywords DEV and LOT (without spaces) and are separated by "/".

<*lot #*> Specifies which of ten random number generators, numbered 0 through 9, are used to calculate parameter value deviations. This allows deviations to be correlated between parameters in the same model, as well as between models. The generators for DEV and LOT tolerances are distinct: there are ten generators for DEV tracking and ten generators for LOT tracking. Tolerances without <*lot #*> get individually generated random numbers.

1-28 Commands

<*distribution name*>

The distribution name is one of the following. The default distribution can be set by using the .OPTIONS command DISTRIBUTION parameter.

Comments For more information refer to your PSpice user's guide.

Temperature Setting Parameters

Some Passive and semiconductor devices (C, L, R, B, D, J, M, and Q) have two levels of temperature attributes which can be customized on a model by model basis. First, the temperature at which the model parameters were measured can be defined using one of the following model parameter formats in the .MODEL command line:

T_MEASURED = <*literal value*> T_MEASURED = { <*parameter*> }

This overrides the nominal TNOM value which is set in the .OPTIONS command line (default $= 27^{\circ}$ C). All other parameters listed in the .MODEL command are assumed to have been measured at T_MEASURED.

In addition to the measured model parameter temperature, current device temperatures can be customized to override the circuit's "global temperature" specification defined by the .TEMP command line (or equivalent .STEP TEMP or .DC TEMP). There are three forms as shown in Table 1-5

Description	.MODEL Format	Parameter Format	Referencing Device Temperature
absolute temperature	standard	T ABS= \le value>	T ABS
relative to current temperature	standard	T REL GLOBAL= $\langle value \rangle$	global temperature + T REL GLOBAL
relative to AKO model temperature	AKO	T REL LOCAL= $\langle value \rangle$	T_ABS(AKO Model) + T_REL_LOCAL

Table 1-2 *Model Parameters for Device Temperature*

For all formats, <*value*> can be a literal value or a parameter of the form {<*parameter name*>}. *A maximum of one device temperature customization from* **Table 1-2** *can coexist using the* T_MEASURED *customization.* For instance,

```
.MODEL PNP_NEW PNP( T_ABS=35 T_MEASURED=0 BF=90 )
```
defines a new model PNP_NEW where BF was measured at 0° C. Any bipolar transistor referencing this model has an absolute device temperature of 35°C.

The following example demonstrates device temperatures set relative to the global temperature of the circuit:

```
.TEMP 10 30 40
. MODEL PNP_NEW PNP( T_REL_GLOBAL=-5 BF=90 )
```
This produces three PSpice runs where global temperature changes from 10° to 30° to 40°C, respectively, and any bipolar transistor that references the PNP_NEW model has a device temperature of 5°, 25°, or 35°C, respectively.

The following example sets the device temperature relative to a referenced AKO model:

```
.MODEL PNP_NEW PNP( AKO:PNP_OLD T_REL_LOCAL=10)
. MODEL PNP_OLD PNP( T_ABS=20)
```
Any bipolar transistor referencing the PNP_NEW model has a device temperature of 30°C.

There are a few special considerations when using these temperature parameters:

- **1** If the technique for current device temperature is using the value relative to an AKO model's absolute temperature (T_ABS), and the AKO referenced model does not specify T_ABS, then the T_REL_LOCAL specification is ignored and the standard global temperature specification is used.
- **2** These temperature parameters cannot be used with the DEV and LOT model parameter tolerance feature.
- **3** A DC sweep analysis can be performed on these parameters so long as the temperature parameter assignment is to a variable parameter. For example:

```
.PARAM PTEMP 27
.MODEL PNP_NEW PNP ( T_ABS={PTEMP} )
.DC PARAM PTEMP 27 35 1
```
This method produces a single DC sweep in PSpice where any bipolar transistor referencing the PNP_NEW model has a device temperature which is swept from 27[°]C to 35[°]C in 1[°]C increments.

A similar effect can be obtained by performing a parametric analysis. For instance:

```
.PARAM PTEMP 27
. MODEL PNP_NEW PNP( T_ABS={PTEMP} )
.STEP PARAM PTEMP 27 35 1
```
This method produces 9 PSpice runs where the PNP_NEW model temperature steps from 27°C to 35°C in increments of 1°C, one step per run.

4 The effect of a temperature parameter is evaluated once prior to the bias point calculation, unless parameters are swept by means of a .DC PARAM or .STEP PARAM analysis described above. In these cases, the temperature parameter's effect is reevaluated once for each value of the swept variable.

.NODESET (Endostea)

.NOISE (Noise Analysis)

[*interval value*] The interval value is an integer which specifies low after the detailed noise analysis data is written to the output file.

> Every *n*th frequency, where *n* is the print interval, a detailed table is printed showing the individual contributions of all the circuit's noise generators to the total noise. These values are the noise amounts propagated to the output nodes, not the noise amounts at each generator. If [*interval value*] is not present, then no detailed table is printed.

> The detailed table is printed while the analysis is being performed, and does not need a .PRINT command or a .PLOT command. The output noise and equivalent input noise can be printed in the output by using a .PRINT command or a .PLOT command.
.OP (Bias Point)

.OPTIONS (Analysis Options)

The .OPTIONS command is cumulative. That is, if there are two (or more) of the .OPTIONS command, the effect is the same as if all the options were listed together in one .OPTIONS command. If the same option is listed more than once, only its last value is used.

[Table 1-3](#page-74-0) lists the flag options. The default for any flag option is "off" or "no" (i.e., the opposite of specifying the option). Flag options affect the output file unless otherwise specified.

The following option has a name as its value.

The default distribution is used for all of the deviations throughout the Monte Carlo analyses, unless specifically overridden for a particular tolerance. The default value for the default distribution is UNIFORM, but can also be set to GAUSS or a user-defined (<*user name*>) distribution. If a user-defined distribution is selected (as illustrated in the last example at the end of this section), a .DISTRIBUTION command must be included in the circuit file to define the user distribution for the tolerances. An example would be:

Example .DISTRIBUTION USERDEF1 (-1,1) (.5,1) (.5,0) (1,0) .OPTIONS DISTRIBUTION=USERDEF1

Table 1-5 lists the options containing values, with their default values.

Options With Values	Meaning	Units	Default
ABSTOL	Best accuracy of currents.	amp	1pA
CHGTOL	Best accuracy of charges.	coulomb	.01 _p C
CPTIME [*]	CPU time allowed for this run.	sec	0^{**}
DEFAD	MOSFET default drain area (AD).	meter ²	Ω
DEFAS	MOSFET default source area (AS).	meter ²	$\overline{0}$
DEFL	MOSFET default length (L).	meter	100u
DEFW	MOSFET default width (W).	meter	100u
DIGFREQ	Minimum digital time step is 1/DIGFREQ.	hertz	10GHz
DIGDRVF	Minimum drive resistance (Input/Output UIO type model, DRVH (high) and DRVL (low) values).	ohm	2
DIGDRVZ	Maximum drive resistance (UIO type model, DRVH and DRVL values).	ohm	20K
DIGERRDEFAULT	Default error limit per digital constraint device.		20
DIGERRLIMIT	Maximum digital error message limit.		$0**$
DIGINITSTATE	Sets initial state of all flip-flops and latches in circuit: 0=clear, $1 = set$, $2 = X$.		\overline{c}
DIGIOLVL	Default digital I/O level: 1-4; see UIO in .MODEL (Model).		$\mathbf{1}$
DIGMNTYMX***	Default delay selector: 1=min, 2-typical, 3=max, 4=min/max.		2
DIGMNTYSCALE	Scale factor used to derive minimum delays from typical delays.		0.4

Table 1-5 *Options With Their Default Values*

Table 1-5 *Options With Their Default Values*

*These options are available for modification in PSpice, but it is recommended that the program defaults be used.

**For these options zero means infinity.

***Setting the DIGMNTYMX=4 (min/max) directs PSpice to perform digital worst-case timing simulation. Refer to your PSpice user's guide for a complete description.

Other PSpice features (such as those that originate for the digital CONSTRAINT devices monitoring timing relationships of digital nodes) produce warning messages in simulations. These messages are directed to the PSpice output file (and in Windows, to the Probe data file).

Options are available for controlling where and how many of these messages are generated. Table 1-9 summarizes the PSpice message origins and a brief description of their meaning. Currently, the condition messages supported are specific to digital device timing violations and digital worst-case timing hazards. Refer to your PSpice user's guide for information on digital worst-case timing.

Table 1-6 *PSpice Simulation Condition Messages*

Message Type	Meaning	
Timing Violations		
FREQUENCY	The minimum or maximum frequency specification for a signal has not been satisfied. Minimum frequency violations show that the period of the measured signal is too long, while maximum frequency violations describe signals changing too rapidly.	
GENERAL	A boolean expression described within the GENERAL constraint checker was evaluated and produced a "true" result.	
HOLD	The minimum time required for a data signal to be stable <i>after</i> the assertion of a clock, has not been met.	
SETUP	The minimum time required for a data signal to be stable <i>prior</i> to the assertion of a clock, has not been met.	
RELEASE	The minimum time for a signal that has gone inactive (usually a control such as CLEAR) to remain inactive before the asserting clock edge, has not been met.	
WIDTH	The minimum pulse width specification for a signal has not been satisfied. That is, a pulse that is too narrow was observed on the node.	
Hazards		
AMBIGUITY CONVERGENCE	The convergence of conflicting rising and falling states (timing ambiguities) arriving at the inputs of a primitive, have produced a pulse (glitch) on the output.	
CUMULATIVE AMBIGUITY	Signal ambiguities are additive, increased by propagation through each level of logic in the circuit. When the ambiguities associated with both edges of a pulse increase to the point where they would overlap, this is flagged as a cumulative ambiguity hazard.	
DIGITAL INPUT VOLTAGE	When a voltage is out of range on a digital pin, PSpice uses the state whose voltage range is closest to the input voltage and continues using the simulation. A warning message is reported.	

Table 1-6 *PSpice Simulation Condition Messages*

.PARAM (Parameter)

Once defined, a parameter can be used in place of almost all numeric values in the circuit description with the following exceptions:

- **Not** in the transmission line parameters NL and F.
- **Not** in the *in-line* temperature coefficients for resistors (parameters can be used for the TC1 and TC2 resistor model parameters).
- **Not** in the PWL values for independent voltage and current source (V and I device) parameters.
- **Not** the E, F, G, and H device SPICE2G6 syntax for polynomial coefficient values and gain.

Parameters **cannot** be used in place of node numbers, nor can the values on an analysis command (e.g., TRAN and AC) be parameterized.

A .PARAM command can be in a library. The simulator can search libraries for parameters not defined in the circuit file, in the same way it searches for undefined models and subcircuits.

.PLOT (Plot)

The range and increment of the X axis is fixed by the analysis being plotted. The Y axis defaults to a "nice" range determined by the ranges of the output variables.

Note The Y axis of frequency response plots (AC) is always logarithmic.

If the different output variables differ considerably in their output ranges, then the plot is given more than one Y axis using ranges corresponding to the different output variables.

(<*lower limit value*>, <*upper limit value*>)

The range of the Y axis can be set by including the lower and upper limit values at the end of the .PLOT command.

This forces all output variables on the same Y axis to use the specified range. The same form, (<*lower limit value*>, <*upper limit value*>), can also be inserted one or more times in the middle of a set of output variables. Each occurrence defines one Y axis that has the specified range. All the output variables which come between it and the next range to the left in the .PLOT command are put on its corresponding Y axis. In the fourth example, the two voltage outputs go on the Y axis using the range (0,5V) and the two current outputs go on the Y axis using the range (-5mMA, 50mA).

.PRINT (Print)

.PROBE (Probe)

<*output variable*> This section describes the types of output variables allowed in a .PRINT, .PLOT, and .PROBE command. Each .PRINT or .PLOT can have up to 8 output variables. This format is similar to that used when calling up waveforms while running Probe.

> See the tables below for a description of the possible output variables. If .PROBE is used without specifying a list of output variables, all of the circuit voltages and currents are stored for post-processing. When an output variable list is included, the data stored is limited to the listed items. This form is intended for users who want to limit the size of the Probe data file.

DC Sweep and Transient Analysis

For DC sweep and transient analysis, these are the available output variables:

*These values are available for transient and DC analysis only. For the .PRINT/ DGTLCHG statement the "D()" is optional.

For the V(<*name*>) and I(<*name*>) forms, where <*name*> must be the name of a two-terminal device, the devices are:

For the V*x*(<*name*>), V*xy*(<*name*>), and I*x*(<*name*>) forms, where <*name*> must be the name of a three or four-terminal device and *x* and *y* must each be a terminal abbreviation, the devices and the terminals are:

For the V*z*(<*name*>) and I*z*(<*name*>) forms, <*name*> must be the name of a transmission line (T device) and *z* must be "A" or "B".

AC Analysis

For AC analysis, the output variables listed in the preceding section are augmented by adding a suffix. These are the available suffixes:

Note Current outputs for the F and G devices are not available for DC and transient analyses.

> For these devices, a zero-valued voltage source must be put in series with the device (or terminal) of interest. Then, the current through this voltage source can be printed or plotted .

Note For AC analysis, the suffixes are ignored for a .PROBE command, but can be used in a .PRINT command and a .PLOT command, and when adding a trace in Probe. For example, in a .PROBE command, $VDB(R1)$ is translated to $V(R1)$ which is the raw data.

Noise Analysis

For noise analysis, the output variables are predefined as follows.

Comments Refer to your PSpice user's guide for more information on the use of text files in Probe. You can also consult Probe Help.

.SAVEBIAS (Save Bias Point to File)

[NOSUBCKT] When used, the node voltages and inductor currents for subcircuits are not saved.

[TIME=<*value*> [REPEAT]]

Used to define the transient analysis time at which the bias point is to be saved.

If REPEAT is not used, then the bias at the next time point greater than or equal to TIME=<*value*> is saved. If REPEAT is used, then TIME=<*value*> is the interval at which the bias is saved. However, only the latest bias is saved; any previous times are overwritten. The [TIME=<*value*> [REPEAT]] can only be used with a transient analysis.

- [TEMP=<*value*>] Defines the temperature at which the bias point is to be saved.
- [STEP=<*value*>] The step value at which the bias point is to be saved.
- [MCRUN=<*value*>]

The number of the Monte Carlo or worst-case analysis run for which the bias point is to be saved.

[DC=<*value*>], [DC1=<*value*>], and [DC2=<*value*>]

Used to specify the DC sweep value at which the bias point is to be saved.

The [DC=<*value*>] should be used if there is only one sweep variable. If there are two sweep variables, then [DC1=<*value*>] should be used to specify the first sweep value and [DC2=<*value*>] should be used to specify the second sweep value.

The saved bias point information is in the following format: one or more comment lines that list items such as:

- circuit name, title, date and time of run, analysis, and temperature, or
- a single .NODESET command containing the bias point voltage values and inductor currents.

Only one bias point is saved to the file during any particular analysis. At the specified time, the bias point information and the operating point data for the active devices and controlled sources are written to the output file. When the supplied specifications on the .SAVEBIAS command line match the "state" of the simulator during execution, the bias point is written out.

Example of Usage

A SAVEBIAS command and a LOADBIAS command can be used to shorten the simulation time of large circuits, and also to aid in convergence.

A typical application for a .SAVEBIAS and a .LOADBIAS command is for a simulation which takes a considerable amount of time to converge to a bias point. The bias point can be saved using a .SAVEBIAS command and when the simulation is run again, the previous bias point calculated is used as a starting point for the bias solution to save processing time.

The following example illustrates this procedure for a transient simulation.

.SAVEBIAS "SAVEFILE.TRN" TRAN

When the simulation is run, the transient analysis bias point information is saved to the file SAVEFILE.TRN in the form of a .NODESET command. This .NODESET command provides the simulator with a starting solution for determining the bias point calculation for future simulations. To use this file, replace the .SAVEBIAS command in the circuit file using the following .LOADBIAS command.

.LOADBIAS "SAVEFILE.TRN"

Note A .SAVEBIAS and .LOADBIAS command should not refer to the same file during the same simulation run. Use the .SAVEBIAS during the first simulation and the .LOADBIAS for subsequent ones.

> The simulator algorithms have been changed to provide an automatic saving and loading of bias point information under certain conditions. This automatic feature is used in parametric analyses (.STEP), DC sweeps (.DC), worst-case analyses (.WCASE), Monte Carlo analyses (.MC), and temperature analyses (.TEMP).

A typical application is a transient analysis where the bias point is calculated at several temperatures (such as .TEMP 0 10 20 30). As each new temperature is processed, the bias point for the previous temperature is used to find the new bias point. Since this process is automatic, the user does not have to change anything in the circuit file. However, there is some memory overhead since the bias point information is saved during the simulation. Disable the automatic saving feature, using the NOREUSE flag option in the .OPTIONS command as follows:

.OPTIONS NOREUSE

Another application for the .LOADBIAS and .SAVEBIAS command is the handling of convergence problems. Consider a circuit which has difficulty in starting a DC sweep. The designer has added a .NODESET command as shown below to help the simulator determine the bias point solution.

```
.NODESET V(3) = 5.0V V(4) = 2.75V
```
Even though this helps the simulator determine the bias point, the simulator still has to compute the starting values for each of the other nodes. These values can be saved using the following statement:

```
.SAVEBIAS "DCOP.NOD" DC
```
The next time the simulation is run, the .NODESET and .SAVEBIAS command should be removed and replaced using the following:

```
.LOADBIAS "DCOP.NOD"
```
This provides the starting values for all of the nodes in the circuit, and can assist the simulator in converging to the correct bias point for the start of the sweep. If convergence problems are caused by a change in the circuit topology, the designer can edit the bias point save file to change the values for specific nodes or to add new nodes.

.SENS (Sensitivity Analysis)

.STEP (Parametric Analysis)

Sweep type The sweep can be linear, logarithmic, or a list of values. For [*linear sweep type*], the keyword LIN is optional, but either OCT or DEC must be specified for the <*logarithmic sweep type*>. The sweep types are as follows.

Note The LIST values must be in either ascending or descending order.

<*sweep variable name*>

The <*sweep variable name*> can be one of the following types.

The .STEP command only steps the DC component of an AC source. In order to step the AC component of an AC source, a variable parameter has to be created. For example,

```
Vac 1 0 AC {variable}
.param variable=0
.step param variable 0 5 1
.ac dec 100 1000 1e6
```
<*start value*> Can be greater or less than <*end value*>: that is, the sweep can go in either direction.

<*increment value*> and <*points value*>

Must be greater than zero.

The following examples illustrate two ways of stepping a resistor from 30 to 50 ohms in steps of 5 ohms.

This example uses a global parameter:

```
.PARAM RVAL = 1
R1 1 2 {RVAL}
.STEP PARAM RVAL 30,50,5
```
The parameter RVAL is global and PARAM is the keyword used by the .STEP command when using a global parameter.

The following example steps the resistor model parameter R:

```
R1 1 2 RMOD 1
.MODEL RMOD RES(R=30)
.STEP RES RMOD(R) 30,50,5 (Note: Do not use R={30}.)
```
RMOD is the model name, RES is the sweep variable name (a model type), and R is the parameter within the model to step. To step the value of the resistor, the line value of the resistor is multiplied by the R parameter value to achieve the final resistance value, that is:

```
final resistor value = line resistor value \cdot R
```
Therefore, if the line value of the resistor is set to one ohm, the final resistor value is $1 \cdot R$ or R. Stepping R from 30 to 50 ohms then steps the resistor value from $1 \cdot 30$ ohms to $1 \cdot 50$ ohms.

In both examples, all of the ordinary analyses (e.g., .DC, .AC, and .TRAN) are run for each step.

The .STEP command is similar to the .DC command and immediately raises the question of what happens if both .STEP and .DC try to set the same value. The same question can come up using the Monte Carlo analysis. The answer is that this is **not** allowed: no two analyses (.STEP, .TEMP, .MC, .WCASE, and .DC) can try to set the same value. This is flagged as an error during read-in and no analyses are performed.

The .STEP command provides the capability to look at the response of a circuit as a parameter varies. For example, how does the center frequency of a filter shift as a capacitor varies? Using .STEP, that capacitor can be varied, yielding a family of AC waveforms showing the variation. Similar comments apply to looking at, for example, propagation delay in transient analysis.

.STIMLIB (Stimulus Library File)

.STIMULUS (Stimulus)

The .STIMULUS command definition encompasses only the Transient specification portion of what is allowed in the V or I device syntax.

.SUBCKT, .ENDS (Subcircuit and End Subcircuit)

The subcircuit definition is ended using a .ENDS command. All of the netlist between .SUBCKT and .ENDS is included in the definition. Whenever the subcircuit is used, by an X device, all of the netlist in the definition replaces the X device.

X4 IN1 IN2 OUT \$G_DPWR MYGROUND 74LS00

The keyword PARAMS: allows values to be passed into subcircuits as arguments and used in expressions inside the subcircuit. The keyword TEXT: allows text values to be passed into subcircuits as arguments and used as expressions inside the subcircuit. Once defined, a text parameter can be used in the following places:

- To specify a JEDEC file name on a PLD device.
- To specify an Intel Hex file name to program a ROM device or initialize a RAM device.
- To specify a stimulus file name or signal name on a FSTIM device.
- To specify a text parameter to a (lower level) subcircuit.
- As part of a text expression used in one of the above.

Note The text parameters and expressions are currently only used by the Digital Simulation feature.

Subcircuits can be nested. That is, an X device can appear between a .SUBCKT and a .ENDS command. However, subcircuit definitions *cannot be nested*. That is, a .SUBCKT statement cannot appear in the statements between a .SUBCKT and a .ENDS.

Subcircuit definitions should contain only device instantiations (statements without a leading ".") and possibly .IC, .NODESET, .MODEL, .PARAM, or, .FUNC statements. Models, parameters, and functions defined within a subcircuit definition are *available only within the subcircuit definition* in which they appear. Also, if a .MODEL, .PARAM, or a, .FUNC statement appears in the main circuit, it is available in the main circuit and all subcircuits.

Node, device, and model names are local to the subcircuit in which they are defined. It is acceptable to use a name in a subcircuit which has already been used in the main circuit. When the subcircuit is expanded, all its names are prefixed using the subcircuit instance name: for example, "Q13" becomes "X3.Q13" and node "5" becomes "X3.5" after expansion. After expansion all names are unique. The *only exception* is the use of global node names (refer to your PSpice user's guide*)* which are not expanded.

.TEMP (Temperature)

.TEXT (Text Parameter)

1-68 Commands

<*text expression*> Text expressions can contain the following.

.TF (Transfer)

.TRAN (Transient Analysis)

.VECTOR (Digital Output)

.WATCH (Watch Analysis Results)

The possible output variables are given in [.PROBE \(Probe\) on](#page-84-0) [page 1-46,](#page-84-0) with the exception that digital nodes cannot be used and group delay is not available.

<*lower limit value*>,<*upper limit value*>

The optional value range specifies the normal operating range of that particular output variable. If the range is exceeded during the simulation, the simulator beeps and pauses. At this point, the simulation can be aborted or continued. If continued, the check for that output variable's boundary condition is eliminated. Each output variable can have its own value range.

.WCASE (Sensitivity/Worst-Case Analysis)

This value is the basis for the comparisons between the nominal and subsequent runs. The \leq *function* $>$ must be one of the following.

Note The <function> and all [option]s do not affect the Probe data saved from the simulation. They are only applicable to the output file.

[*option*]* Could have none or one or more of the following.

* If RANGE is omitted, then <*function*> is evaluated over the whole sweep range. This is equivalent to RANGE(*,*).

***** (Comment)

; (In-line Comment)

Analog Devices

Overview

This chapter describes the analog devices supported by PSpice A/D and PSpice. The following information is provided:

- device type
- format
- usage
- library location

Analog Devices

This chapter describes the different types of analog devices supported by PSpice and PSpice A/D. These device types include analog primitives, independent and controlled sources, and subcircuit calls. Each device type is described separately, and each description includes the following information as applicable:

- A description, and example of, the proper netlist syntax.
- The corresponding model types and their description.
- The corresponding list of model parameters and their descriptions.
- The equivalent circuit diagram and characteristic equations for the model (as required).
- References to publications on which the model is based.

These analog devices include all of the standard circuit components that normally are not considered part of the two-state (binary) devices that are found in the digital devices.

The model library consists of analog models of off-the-shelf parts that can be used directly in circuits that are being developed. Refer to the *Library Reference Manual* for device models and in which library they can be found. The model library includes models implemented using the .MODEL statement and macromodels implemented as subcircuits with the .SUBCKT statement.

This chapter includes a summary table, [Table 2-1,](#page-121-0) which lists all of the analog device primitives supported by the simulator. Each primitive is described in detail in the sections following the table.

Device Types

PSpice supports many types of analog devices, including sources and general subcircuits. PSpice A/D also supports digital devices. The supported devices are categorized into device types. each of which can have one or more model types. For example, the BJT device type has three model types: NPN, PNP, and LPNP (Lateral PNP). The description of each devices type includes a description of any of the model types it supports.

The device declarations in the netlist always begin with the name of the individual device (instance). The first letter of the name determines the device type. What follows the name depends on the device type and its requested characteristics. Table 2-1 summarizes the device types and the general form of their declaration formats.

Note The "Device Type" column in the table includes the designator (letter) used in the device modeling.

Device Type	Letter	Declaration Format	Page
Bipolar Transistor	Q	Q <name> <collector node=""> base node> <emitter node=""> + [substrate node] <model name=""> [area value]</model></emitter></collector></name>	$2 - 83$
Capacitor	C	C <name> <+ node> <- node> $model$ name$$ <value> $+$ [IC=\langleinitial value\rangle]</value></name>	$2 - 22$
Voltage-Controlled Voltage Source	E	E <name> <+ node> <- node> <+ controlling node> + <- controlling node> < gain></name>	$2 - 29$
		(additional Analog Behavioral Modeling forms: VALUE, TABLE, LAPLACE, FREQ, and CHEBYSHEV; additional POLY form)	
Voltage-Controlled Current Source	G	G <name> <+ node> <- node> <+ controlling node> $+$ < - controlling node> < transconductance></name>	$2 - 29$
		(additional Analog Behavioral Modeling forms: VALUE, TABLE, LAPLACE, FREQ, and CHEBYSHEV; additional POLY form)	
Current-Controlled Current Source	F	F <name> <+ node> <- node> <controlling device="" name="" v=""> $+ gain$</controlling></name>	$2 - 32$
		(additional POLY form)	
Current-Controlled Switch	W	W <name> <+ switch node> <- switch node> + <controlling device="" name="" v=""> <model name=""></model></controlling></name>	$2 - 104$

Table 2-1 *Analog Device Summary*

Table 2-1 *Analog Device Summary (continued)*

Device Type	Letter	Declaration Format	Page
MOSFET	М	M <name> <drain node=""> <gate node=""> <source node=""/> $+$ < bulk/substrate node> < model name> $+$ [common model parameter]*</gate></drain></name>	$2 - 63$
Resistor	R.	R <name> <+ node> <- node> \lceil model name\rceil <value> $+$ [TC=<linear coefficient="" temp.="">[,<guadratic coefficient]]<="" td="" temp.=""><td>$2 - 94$</td></guadratic></linear></value></name>	$2 - 94$
Subcircuit Call	X	X < name > $[node]^*$ < subcircuit name > + [PARAMS: << name> = < value>>*] [TEXT: << name> = < text value $>>$ [*]	$2 - 107$
Transmission Line	т	T <name> <A port + node> <A port - node> $+$ <b +="" node="" port=""> <b -="" node="" port=""> <ideal lossy="" or="" specification=""></ideal></name>	$2 - 99$
Transmission Line Coupling	K	K <name> T<line name=""> <T<line name="">>* $+$ CM=$<$coupling capacitance> LM=$<$coupling inductance></line></line></name>	$2 - 50$
Voltage-Controlled Switch	S	S <name> <+ switch node> <- switch node> $+$ < + controlling node> < - controlling node> <model name=""></model></name>	$2 - 96$

Table 2-1 *Analog Device Summary (continued)*

*The Digital Primitive and Digital Stimulus device types are generic in form. They have flexible syntax, and can refer to numerous different devices. See Chapter 3, *[Digital Devices](#page-234-0)* for details.

GaAsFET

As shown in Figure 2-1, the GaAsFET is modeled as an intrinsic FET using an ohmic resistance (**RD**/*area*) in series with the drain, another ohmic resistance (**RS**/*area*) in series with the source, and another ohmic resistance (**RG**) in series with the gate. The [*area value*] is the relative device area and defaults to 1.

Figure 2-1 *GaAsFET Model*

The **LEVEL** model parameter selects between different models for the intrinsic GaAsFET:

Note A support for the improved model of the GaAs MESFET (LEVEL=5) has been added. The TOM-2 model is based on the original TriQuint TOM model. The new model retains the desirable features of the TOM model while improving accuracy in the subthreshold near cutoff, and knee regions (Vds of 1 volt or less). This new model includes additional temperature coefficients that relate to the drain current. It also corrects the major deficiencies in the behavior of the capacitance as a function of temperature. Three "auxiliary" model parameters **BTRK**, **DVT**, and **DVTT** are added to LEVEL=5 to make the Monte Carlo analysis easier.

Model Parameters

Table 2-2 *GaAsFET Model Parameters for All Levels*

Model Parameters*	Description	Units	Default
VTO	Pinchoff voltage	volt	-2.5
VTOTC	VTO temperature coefficient	volt/ ${}^{\circ}C$	
XTI	IS temperature exponent		

Table 2-2 *GaAsFET Model Parameters for All Levels (continued)*

* For information on **T_ABS**, **T_MEASURED**, **T_REL_GLOBAL**, and **T_REL_LOCAL**, see the .MODEL statement.

Table 2-3 *GaAsFET Model Parameters for Level 1*

Model Parameters	Description	Units	Default
ALPHA	Saturation voltage parameter	$volt-1$	2.0
LAMBDA	Channel-length modulation	$volt^{-1}$	$\bf{0}$
M	Gate p-n grading coefficient		0.5
TAU	Conduction current delay time	sec	0

Table 2-4 *GaAsFET Model Parameters for Level 2*

Model Parameters	Description	Units	Default
ALPHA	Saturation voltage parameter	$volt-1$	2.0
BTRK	Auxiliary parameter for Monte Carlo analysis*	amp/volt ³	$\bf{0}$
DELTA	Output feedback parameter	$\frac{1}{2}$ (amp-volt) ⁻¹	$\bf{0}$
DVT	Auxiliary parameter for Monte Carlo analysis*	volt	$\bf{0}$
DVTT	Auxiliary parameter for Monte Carlo analysis*	volt	0
GAMMA	Static feedback parameter		$\bf{0}$
M	Gate p-n grading coefficient		0.5
Q	Power-law parameter		2
TAU	Conduction current delay time	sec	$\boldsymbol{0}$
VDELTA	Capacitance transition voltage	volt	0.2
VMAX	Gate diode capacitance limiting voltage	volt	$0.5\,$

Table 2-5 *GaAsFET Model Parameters for Level 3*

Table 2-6 *GaAsFET Model Parameters for Level 4*

Model Parameters	Description	Units	Defaul t
LFGAM	Low-frequency feedback parameter		$\boldsymbol{0}$
LFG1	LFGAM modulation by VSG	$volt-1$	$\bf{0}$
LFG ₂	LFGAM modulation by VDG	$volt-1$	$\bf{0}$
MVST	Subthreshold modulation	$volt-1$	$\bf{0}$
MXI	Saturation knee-potential modulation		$\bf{0}$
P	Linear-region power law exponent		$\boldsymbol{2}$
Q	Power-law parameter		2
TAUD	Relaxation time for thermal reduction	sec	$\bf{0}$
TAUG	Relaxation time for GAM feedback	sec	$\boldsymbol{0}$
VBD	Gate junction breakdown potential	volt	1
VST	Subthreshold potential	volt	$\boldsymbol{0}$
ХC	Capacitance pinchoff reduction factor		$\bf{0}$
ΧI	Saturation knee potential factor		1000
z	Knee transition parameter		0.5

Table 2-6 *GaAsFET Model Parameters for Level 4 (continued)*

Table 2-7 *GaAs FET Model Parameter for Level 5*

Model Parameters	Description	Units	Defaul
ALPHA	Saturation voltage parameter	$volt^{-1}$	2.0
ALPHATCE	ALPHA temperature coefficient	%/ $^{\circ}$ C	$\bf{0}$
BTRK	Auxiliary parameter for Monte Carlo analysis*	amp/volt ³	$\bf{0}$
CGDTCE	CGD temperature coefficient	\circ C ⁻¹	$\bf{0}$
CGSTCE	CGS temperature coefficient	\degree C ⁻¹	0
DELTA	Output feedback parameter	$\frac{1}{2}$ (amp volt) ⁻¹	$\bf{0}$
DVT	Auxiliary parameter for Monte Carlo analysis*	volt	0
DVTT	Auxiliary parameter for Monte Carlo analysis*	volt	0
GAMMA	Static feedback parameter		0

Model Parameters	Description	Units	Defaul t
GAMMATC	GAMMA temperature coefficient	\degree C ⁻¹	$\mathbf{0}$
ND	Subthreshold slope drain pull parameter	$volt-1$	$\bf{0}$
NG	Subthreshold slope gate parameter		$\boldsymbol{0}$
Q	Power-law parameter		2
TAU	Conduction current delay time	sec	$\bf{0}$
VBITC	VBI temperature coefficient	volt/ ${}^{\circ}C$	$\boldsymbol{0}$
VDELTA	Capacitance transition voltage	volt	0.2
VMAX	Gate diode capacitance limiting voltage	volt	0.5

Table 2-7 *GaAs FET Model Parameter for Level 5 (continued)*

*See Auxiliary model parameters BTRK, DVT, and DVTT

Auxiliary model parameters BTRK, DVT, and DVTT

The parameters **BTRK**, **DVT**, and **DVTT** are "auxiliary" model parameters that are used to make the Monte Carlo analysis easier when using PSpice. In the analysis, these affect the parameters **VTO** and **BETA** as follows:

VTO = **VTO** + **DVT** + **DVTT BETA** = **BETA** + **BTRK** · (**DVT** + **DVTT**)

In Monte Carlo analysis, DEV tolerances placed on the **DVT** or **DVTT** cause variations in both **VTO** and **BETA**. PSpice does not support correlated DEV variations in Monte Carlo analysis. Without **DVT** and **DVTT**, DEV tolerances placed on **VTO** and **BETA** can result in independent variations, there is a definite correlation between **VTO** and **BETA** on real devices.

The **BTRK**, **DVT**, and **DVTT** parameters are also used to provide tracking between distinct GaAs FETs such as in depletion mode versus enhancement mode. PSpice already provides a limited mechanism for this, but only allows one "DEV" and one "LOT" (or LOT/n and DEV/n) tolerance per model parameter. The added parameters circumvent this restriction by extending the capability of Monte Carlo to model correlation between the critical model parameters.

Equations

In the following equations:

These equations describe an N-channel GaAsFET.

Positive current is current flowing into a terminal (for example, positive drain current flows from the drain through the channel to the source).

DC Currents ¹

 $Ig = gate current = area(Igs + Igd)$ Igs = gate-source leakage current Igd = gate-drain leakage current **LEVEL**=1, 2, 3, or 5: $Igs = **IS**·($e^{vgs/(N \cdot v_t)} - 1$)$

For **LEVEL**=4:

Igs = Igs_f + Igs_r
where
Igs_f = **IS** ·
$$
\left[e^{\frac{Vgs}{N - V_t}} - 1 \right] + Vgs \cdot GMIN
$$

and

 $Igd = IS (e^{Vgd/(N \cdot Vt)} - 1)$

$$
Igs_r = IBD \cdot \left[1 - e^{\text{Vgs}}\right]
$$

Igd = Igd_f + Igd_r
where
Igd_f =
$$
18 \cdot \left[e^{\frac{Vgd}{N \cdot V_t}} - 1 \right] + Vgd \cdot GMIN
$$

and

$$
Igd_r = IBD \cdot \left[1 - e^{-\mathbf{\overline{VBD}}}\right]
$$

Id = drain current = *area*·(Idrain-Igd)

Is $=$ source current $= area \cdot (-Idrain-Igs)$

^{1.} Positive current is current flowing into a terminal

Equations for Idrain: LEVEL=1

For: $Vds < 0$ (inverted mode)

Switch the source and drain in equations (above).

Equations for Idrain: LEVEL=2

For: $Vds > 0$ (normal mode) and: $Vgs - VTO < 0$ (cutoff region) Idrain $= 0$ and: $Vgs - VTO \ge 0$ (linear & saturation region) Idrain = **BETA**·(1+**LAMBDA**·Vds)·(Vgs-**VTO**)2 ·Kt/(1+**B**·(Vgs-**VTO**)) where Kt (a polynomial approximation of *tanh*) is: for: $0 < Vds < 3/A$ **LPHA** (linear region) $Kt = 1 - (1 - Vds \cdot ALPHA/3)^3$ for: Vds > 3/**ALPHA** (saturation region) $Kt = 1$

For: $Vds < 0$ (inverted mode) Switch the source and drain in equations (above).

Equations for Idrain: LEVEL=3

For: $Vds > 0$ (normal mode) and: $Vgs - V_{to} < 0$ (cutoff region) Idrain $= 0$ and: $Vgs - V_{to} \ge 0$ (linear & saturation region) $Idrain = Idso/(1 + DELTAVds·Idso)$ where $Idso = \textbf{BETA} \cdot (Vgs-V_{to})^{\textbf{Q}} \cdot Kt$ where V_{to} = **VTO** - **GAMMA**·Vds Kt is the same as for **LEVEL**=2 For: $Vds < 0$ (inverted mode) Switch the source and drain in equations (above).

Equations for Idrain: LEVEL=4

For Vds
$$
\geq
$$
 0, then:
\n
$$
Idrain = \frac{Ids}{1 + DELTA \cdot P_{avg}}
$$
\n
$$
Vgst = Vgs - VTO - \gamma_{ff} \cdot Vgd_{avg} - \gamma_{hf} \cdot (Vgd - Vgd_{avg}) - \eta_{hf} \cdot (Vgs - Vgs_{avg})
$$
\n
$$
Vdst = Vds
$$
\nFor 0 $<$ Vds, then:
\n
$$
Idrain = \frac{-Ids}{1 + DELTA \cdot P_{avg}}
$$
\n
$$
Vgst = Vgd - VTO - \gamma_{ff} \cdot Vgd_{avg} - \gamma_{hf} \cdot (Vgs - Vgd_{avg}) - \eta_{hf} \cdot (Vgd - Vgs_{avg})
$$
\n
$$
Vdst = -Vds
$$
\nwhere:
\n
$$
Ids = BETA \cdot (1 + LAMBDA \cdot Vdst) \cdot (Vgt - (Vgt - Vdt)^{9})
$$
\n
$$
\gamma_{ff} = HFGAM - LFG1 \cdot Vgs_{avg} - LFG2 \cdot Vgd_{avg}
$$
\n
$$
\gamma_{hf} = HFGAM - HFG1 \cdot Vgs_{avg} + HFG2 \cdot Vgd_{avg}
$$
\n
$$
\eta_{hf} = HFGA + HFE1 \cdot Vgd_{avg} + HFE2 \cdot Vsg_{avg}
$$
\n
$$
Vdt = \frac{1}{2} \cdot \sqrt{(Vdp \cdot \sqrt{1 + Z} + Vsat)^{2} + Z \cdot Vsat^{2} - \frac{1}{2} \cdot \sqrt{(Vdp \cdot \sqrt{1 + Z} - Vsat)^{2} + Z \cdot Vsat^{2}}}
$$
\n
$$
Vdp = Vdst \cdot \frac{P}{Q} \cdot \frac{Vgt}{(VBI - VTO)} \qquad
$$
\n
$$
Vsat = \frac{Vgt \cdot (Vgt \cdot MKI + XI \cdot (VBI - VTO))}{Vgt \cdot Vgt} \cdot Vgt \cdot (1 + MVST \cdot Vdst) \cdot \ln(\exp(\frac{Vgst}{VST \cdot (1 + MVST \cdot Vdst)}) + 1)
$$
\nand,
\n
$$
Vgd_{avg} = \frac{Vgd - TAUG \cdot d/dt Vgd_{avg}}{Vgs - TAUG \cdot d/dt Vgg_{avg}} \quad \text{if } Vgd \leq Vgs
$$
\n
$$
Vgs_{avg} = \frac{Vgt \cdot TAUG \cdot d/dt Vgg_{avg}}{Vgs - TAUG \cdot d/dt Vgs
$$

P*avg* = Vds · Ids - **TAUD** · d/d*t* P*avg*

Equations for Idrain: LEVEL=5

For: $Vds \ge 0$ (normal mode)

and: $Vgs - VTO + GAMMA \cdot Vds \le 0$ and $NG + ND \cdot Vds = 0$ (cutoff region) Idrain $= 0$

and: $Vgs - VTO + GAMMA \cdot Vds > 0$ or $NG + ND \cdot Vds \neq 0$

(linear and saturation region)

Idrain = Idso / $(1 + \text{DELTA} \cdot \text{Vds} \cdot \text{Idso})$

where
$$
Idso = \textbf{BETA} \cdot (Vg)^{\textbf{Q}} \cdot \frac{\textbf{ALPHA} \cdot Vds}{\sqrt{1 + (\textbf{ALPHA} \cdot Vds)^2}}
$$

and
$$
Vg = \mathbf{Q} \cdot V_{st} \cdot \log \left(\exp \left(\frac{Vgs - (\mathbf{VTO} + \mathbf{GAMMA} \cdot Vds)}{\mathbf{Q} \cdot V_{st}} \right) + 1 \right)
$$

$$
V_{st} = (\text{NG} + \text{ND} \cdot V ds) \cdot \left(\frac{kT}{q}\right)
$$

For: $Vds < 0$ (inverted mode)

Switch the source and drain in the above equations.

Capacitance¹

Cds = drain-source capacitance = *area*·**CDS**

Equations for Cgs and Cgd: LEVEL=1

```
Cgs = gate-source capacitanceFor: Vgs < FC·VBI
           Cgs = area \cdot CGS \cdot (1 - Vgs/VBI)^MFor: Vgs > FC·VBI
            Cgs = area \cdot CGS \cdot (1 - FC)^{-(1+M)} \cdot (1 - FC \cdot (1+M)) + M \cdot Vgs/VBI)Cgd = gate-drain capacitance
For: Vgd < FC·VBI
           Cgd = area \cdot \text{CGD} \cdot (1-\text{Vgd/VBI})<sup>M</sup>
For: Vgd > FC·VBI
            Cgd = area \cdot \text{GGD} \cdot (1 - FC)^{-(1+M)} \cdot (1 - FC \cdot (1+M) + M \cdot Vgd/VBI)
```
Equations for Cgs and Cgd: LEVEL=2, 3, and 5

 $Cgs = gate-source capacitance = *area* (CGS·K2·K1/(1-Vn/VBI)^{1/2} + CGD·K3)$ $Cgd = gate$ -drain capacitance = $area \cdot (CGS \cdot K3 \cdot K1 / (1 - Vn / VBI)^{1/2} + CGD \cdot K2)$ where $K1 = (1 + (Ve-VTO)/(Ve-VTO)^{2}+VDELTA^{2})^{1/2}/2$ $K2 = (1 + (Vgs-Vgd)/((Vgs-Vgd)^{2}+(1/ALPHA)^{2})^{1/2})/2$ $K3 = (1 - (Vgs-Vgd)/((Vgs-Vgd)^{2}+(1/ALPHA)^{2})^{1/2})/2$ $Ve = (Vgs + Vgd + ((Vgs-Vgd)^{2}+(1/ALPHA)^{2})^{1/2})/2$ If: (Ve + **VTO** + ((Ve-**VTO**)2+**VDELTA**2) 1/2)/2 < **VMAX** $Vn = (Ve + VTO + ((Ve-VTO)²+VDELTA²)^{1/2})/2$

else: $Vn = VMAX$

^{1.} All capacitances are between terminals of the intrinsic GaAsFET (that is, to the inside of the ohmic drain, source, and gate resistances).

Equations for Cgs and Cgd: LEVEL=4

Charge storage is implemented using a modified Statz model.

 $Cgs = gate-source capacitance$

$$
Cgs = \frac{1}{2} \cdot K1 \cdot \left(1 + 2\text{ACGAM} + \frac{Vds}{\sqrt{Vds^2 + \alpha^2}}\right) + \frac{1}{2} \cdot \text{CGD} \cdot \text{area} \cdot \left(1 + 2\text{ACGAM} - \frac{Vds}{\sqrt{Vds^2 + \alpha^2}}\right)
$$

 $Cgd = gate$ -drain capacitance

$$
Cgd \ = \ \frac{1}{2} \cdot K1 \cdot \left(1 - 2 \text{ACGAM} - \frac{Vds}{\sqrt{Vds^2 + \alpha^2}} \right) + \frac{1}{2} \cdot \text{CGD} \cdot \text{area} \cdot \left(1 - 2 \text{ACGAM} + \frac{Vds}{\sqrt{Vds^2 + \alpha^2}} \right)
$$

where:

$$
K1 = \frac{1}{2} \frac{\text{CGS}}{\sqrt{1 - V_{ge} / \text{VBI}}} \left[1 + \text{XC} + (1 - \text{XC}) \frac{V_{gn}}{\sqrt{V_{gn}^2 + 0.2^2}} \right]
$$

$$
\mathbf{V}_{ge} = \begin{pmatrix} \mathbf{V}_{x} & \text{if } \mathbf{V}x < \mathbf{FC} \cdot \mathbf{VBI} \\ \mathbf{VBI} & 1 - \frac{4(1 - \mathbf{FC})^{3}}{\left(2 - 3\mathbf{FC} + \frac{\mathbf{V}_{x}}{\mathbf{VBI}}\right)^{2}} \end{pmatrix} \quad \text{if } \mathbf{Vx} \ge \mathbf{FC} \cdot \mathbf{VBI}
$$

$$
\mathbf{V}_{x} = \mathbf{Vgs} + \mathbf{ACGAM} \cdot \mathbf{Vds} - \frac{1}{2}(\mathbf{V}_{gn} - \sqrt{\mathbf{V}_{gn}^{2} + 0.2^{2}}) - \frac{1}{2}(\mathbf{V}_{gn} - \sqrt{\mathbf{V}_{gn}^{2} + 0.2^{2}})
$$

$$
\boldsymbol{V}_{gn} = \left[(\boldsymbol{V}gs + \boldsymbol{ACGAM}) \cdot \boldsymbol{Vds} - \boldsymbol{VTO} - \frac{1}{2} (\boldsymbol{Vds} - \sqrt{\boldsymbol{Vds}^2 + \alpha^2}) \right] \cdot (1 - \boldsymbol{XC})
$$

and,

$$
\alpha\,=\,\frac{\text{XI}}{\text{XI}+1}\cdot\frac{\text{VBI}-\text{VTO}}{2}
$$

If the source and drain potentials swap, the model reverses over a range set by α . The model maintains a straight line relation between gate-source capacitance and gate bias in the region Vgs > **FC** ·**VBI**.

Temperature Effects

For all levels:

 $VTO(T) = VTO+VTOTC \cdot (T-Tnom)$ $BETA(T) = BETA \cdot 1.01$ **BETATCE**·(T-Tnom) $\text{IS}(T) = \text{IS} \cdot e^{(T/Tnom-1) \cdot \text{EG}/(\text{N} \cdot \text{Vt})} \cdot (T/Tnom)^{\text{XTI/N}}$ $RG(T) = RG(1 + TRG1(T-Tnom))$ $RD(T) = RD(1 + TRD1(T-Tnom))$ $RS(T) = RS(1 + TRS1(T-Tnom))$

The following are specific to **LEVEL**=1, 2, 3, and 4:

VBI(T) = **VBI**·T/Tnom - 3 ·Vt· $ln(T/Thom)$ - **EG**(Tnom)·T/Tnom + **EG**(T) where $EG(T) = silicon bandgap energy = 1.16 - .000702 \cdot T^2/(T+1108)$ $CGS(T) = CGS(1+M(0.0004(T-Tnom)+(1-VBI(T)/VBI)))$ $CGD(T) = CGD(1+M(0.004(T-Tnom)+(1-VBI(T)/VBI)))$

The following are specific to **LEVEL**=5:

ALPHA(T) = **ALPHA** · 1.01**ALPHATCE**·(T-Tnom) $GAMMA(T) = GAMMA + GAMMATC \cdot (T-Tnom)$ $VBI(T) = VBI + VBITC \cdot (T-Tnom)$ $VMAX(T) = VMAX + VBITC \cdot (T-Tnom)$ $\textbf{CGS}(T) = \textbf{CGS} \cdot (1 + \textbf{CGSTCE} \cdot (T-Tnom))$ $CGD(T) = CGD \cdot (1 + CGDTCE \cdot (T-Tnom))$

Noise

Noise is calculated assuming a one hertz bandwidth, using the following spectral power densities (per unit bandwidth):

the parasitic resistances, **RS**, **RD**, and **RG** generate thermal noise ...

 $Is^2 = 4 \cdot k \cdot T/(RS/area)$ $Id^2 = 4 \cdot k \cdot T / (RD/area)$ $Ig^2 = 4 \cdot k \cdot T / RG$

the intrinsic GaAsFET generates shot and flicker noise ... $Id^2 = 4 \cdot k \cdot T \cdot gm \cdot 2/3 + \text{KF} \cdot Id^{\text{AF}}/FREQUENCY$ where $gm = dIdrain/dVgs$ (at the DC bias point)

References

For more information on this GaAsFET model, refer to:

[1] W. R. Curtice, "A MESFET model for use in the design of GaAs integrated circuits," *IEEE Transactions on Microwave Theory and Techniques*, MTT-28, 448-456 (1980).

[2] S. E. Sussman-Fort, S. Narasimhan, and K. Mayaram, "A complete GaAs MESFET computer model for SPICE," *IEEE Transactions on Microwave Theory and Techniques*, MTT-32, 471-473 (1984).

[3] H. Statz, P. Newman, I. W. Smith, R. A. Pucel, and H. A. Haus, "GaAs FET Device and Circuit Simulation in SPICE," *IEEE Transactions on Electron Devices*, **ED-34**, 160-169 (1987).

[4] A. J. McCamant, G. D. McCormack, and D. H. Smith, "An Improved GaAs MESFET Model for SPICE," *IEEE Transactions on Microwave Theory and Techniques*, June 1990 (est).

[5] A. E. Parker and D. J. Skellern "Improved MESFET Characterization for Analog Circuit Design and Analysis," 1992 I*EEE GaAs IC Symposium Technical Digest*, pp. 225-228, Miami Beach, October 4-7, 1992.

[6] A. E. Parker, "Device Characterization and Circuit Design for High Performance Microwave Applications," IEE EEDMO'93, London, October 18, 1993.

[7] D. H. Smith, "An Improved Model for GaAs MESFETs," Publication forthcoming. (Copies available from TriQuint Semiconductors Corporation or MicroSim.)

Capacitor

* For information on **T_MEASURED**, **T_ABS**, **T_REL_GLOBAL**, and **T_REL_LOCAL**, see the .MODEL statement.

(+) and (-) *nodes* Define the polarity when the capacitor has a positive voltage across it. The first node listed (or pin one in Schematics), is defined as positive. The voltage across the component is therefore defined as the first node voltage less the second node voltage.

> Positive current flows from the (+) node through the capacitor to the (-) node. Current flow from the first node through the component to the second node is considered positive.

Noise

The capacitor does not have a noise model.

Diode

Figure 2-2 *Diode Model*

l

As shown, the diode is modeled as an ohmic resistance (**RS**/*area*) in series with an intrinsic diode. The <(+) *node*> is the anode and <(-) *node*> is the cathode. Positive current is current flowing from the anode through the diode to the cathode. The [*area value*] scales **IS**, **ISR**, **IKF**,**RS**, **CJO**, and **IBV**, and defaults to 1. **IBV** and **BV** are both specified as positive values.

Model Parameters

Model Parameters*	Description	Unit	Default
T_REL_GLOBAL	Relative to current temperature	$^{\circ}C$	
T REL LOCAL	Relative to AKO model temperature	$^{\circ}C$	
VJ	<i>p-n</i> potential	volt	
XTI	IS temperature exponent		3

Table 2-9 *Diode Model Parameters (continued)*

* For information on **T_MEASURED**, **T_ABS**, **T_REL_GLOBAL**, and **T_REL_LOCAL**, see the .MODEL statement.

Equations

In the following equations:

- Vd = voltage across the intrinsic diode only
Vt = $k \cdot T/a$ (thermal voltage)
- $=$ *k*·T/*q* (thermal voltage)
- $k = Boltzmann's constant$
- $q =$ electron charge
 $T =$ analysis temperature.
	- = analysis temperature (°K)

Tnom = nominal temperature (set using TNOM option)

Other variables are from the model parameter list.

DC Current

 $Id = area$ ·(Ifwd - Irev) Ifwd = forward current = Inrm \cdot Kinj + Irec \cdot Kgen Inrm = normal current = $IS \cdot (e^{Vd/(N \cdot Vt)} - 1)$ $Kinj = high-injection factor$ For: $IKF > 0$ $\text{Kinj} = (\text{IKF}/(\text{IKF+Inrm}))^{1/2}$ otherwise $Kinj = 1$ Irec = recombination current = $\text{ISR} \cdot (e^{\text{Vd/(NR-Vt)}}-1)$ Kgen = generation factor = $((1-Vd/VJ)^{2}+0.005)^{M/2}$ $Irev = reverse current = Irev_{high} + Irev_{low}$ $Irev_{\text{high}} = IBV \cdot e^{-(Vd + BV)/(NBV \cdot Vt)}$ $Irev_{low} = IBVL \cdot e^{-(Vd+BV)/(NBVL \cdot Vt)}$

Capacitance

Cd = Ct + *area*·Cj $Ct =$ transit time capacitance = $TT \cdot Gd$ where $Gd = DC$ conductance = area $\cdot \frac{d(lnrm \cdot Kinj + Irec \cdot Kgen)}{dVd}$ C_i = junction capacitance For: Vd < **FC**·**VJ** $Cj = \text{CJO} \cdot (1-\text{Vd/VJ})^{-M}$ For: Vd > FC·VJ $Cj = CJO·(1-FC)$ ^{-(1+M)} \cdot (1-FC \cdot (1+M)+M \cdot Vd/VJ)

Temperature Effects

 $\text{IS}(T) = \text{IS-}e^{(T/Tnom-1)\cdot EG/(N\cdot Vt)} \cdot (T/Tnom)^{X T l/N}$

 $\text{ISR}(T) = \text{ISR} \cdot e^{(T/Tnom-1) \cdot EG/(NR \cdot Vt)} \cdot (T/Tnom)^{XTINR}$

 $IKF(T) = IKF(1 + TIKF(T-Tnom))$

BV(T) = **BV**·(1 + **TBV1**·(T-Tnom) + **TBV2**·(T-Tnom)²)

 $RS(T) = RS(1 + TRS1 \cdot (T-Tnom) + TRS2 \cdot (T-Tnom)^2)$

 $VJ(T) = VJ \cdot T/Tnom - 3 \cdot Vt \cdot ln(T/Tnom) - Eg(Tnom) \cdot T/Tnom + Eg(T)$ where $Eg(T)$ = silicon bandgap energy = 1.16 - .000702 $\cdot T^2/(T+1108)$

 $CJO(T) = CO(1 + M(0.0004(T-Tnom)+(1-VJ(T)/VJ)))$

Noise

Noise is calculated assuming a one hertz bandwidth, using the following spectral power densities (per unit bandwidth):

the parasitic resistance, RS, generates thermal noise ... $In^2 = 4 \cdot k \cdot T/(RS/area)$

the intrinsic diode generates shot and flicker noise ... $In^2 = 2 \cdot q \cdot Id + \textbf{KF} \cdot Id^{AF}/FREDUENCY$

References

For a detailed description of *p-n* junction physics refer to:

[1] A. S. Grove, *Physics and Technology of Semiconductor Devices*, John Wiley and Sons, Inc., 1967.

Also, for a generally detailed discussion of the U.C. Berkeley SPICE models, including the diode device, refer to:

[2] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1988.

Voltage-Controlled Voltage Source and Voltage-Controlled Current Source

General Form E<*name*> <(+) *node*> <(-) *node*> <(+) *controlling node*> <(-) *controlling node*> <*gain*>

> E<*name*> <(+) *node*> <(-) *node*> POLY(<*value*>) + < <(+) *controlling node*> <(-) *controlling node*> >* + < <*polynomial coefficient value*> >*

E<*name*> <(+) <*node*> <(-) *node*> VALUE = { <*expression*> }

E<*name*> <(+) <*node*> <(-) *node*> TABLE { <*expression*> } = + < <*input value*>,<*output value*> >*

E<*name*> <(+) node > <(-) node > LAPLACE { < *expression* > } = + { <*transform*> }

E<*name> <*(+) *node*> <(-) *node*> FREQ { <*expression*> } = [KEYWORD] + < <*frequency value*>,<*magnitude value*>,<*phase value*> >* + [DELAY = <*delay value*>]

E<*name*> <(+) *node*> <(-) *node*> CHEBYSHEV { <*expression*> } = + <[LP] [HP] [BP] [BR]>,<*cutoff frequencies*>*,<*attenuation*>*

```
Examples EBUFF 1 2 10 11 1.0
                 EAMP 13 0 POLY(1) 26 0 0 500
                 ENONLIN 100 101 POLY(2) 3 0 4 0 0.0 13.6 0.2 0.005
                 ESQROOT 5 0 VALUE = {5V*SQRT(V(3,2))}ET2 2 0 TABLE \{V(\text{ANODE}, \text{CATHODE})\} = (0,0) (30,1)ERC 5 0 LAPLACE \{V(10)\} = \{1/(1+.001*s)\}ELOWPASS 5 0 FREQ \{V(10)\}=(0,0,0)(5kHz, 0,0)(6kHz -60, 0)DELAY=3.2ms
                 ELOWPASS 5 0 CHEBYSHEV \{V(10)\} = LP 800 1.2K .1dB 50dB
```

```
GBUFF 1 2 10 11 1.0
GAMP 13 0 POLY(1) 26 0 0 500
GNONLIN 100 101 POLY(2) 3 0 4 0 0.0 13.6 0.2 0.005
GPSK 11 6 VALUE = {5MA*SIN(6.28*10kHz*TIME+V(3))}GT ANODE CATHODE VALUE = {200E-6*PWR(V(1)*V(2),1.5)}GLOSSY 5 0 LAPLACE \{V(10)\} = \{exp(-sqrt(C*st(K+L*st)))\}
```


Chebyshev filters have two attenuation values, given in dB, which specify the pass band ripple and the stop band attenuation. They can be given in either order, but must appear after all of the cutoff frequencies have been given. Low pass (LP) and high pass (HP) have two cutoff frequencies, specifying the pass band and stop band edges, while band pass (BP) and band reject (BR) filters have four. Again, these can be given in any order.

Note A listing of the filter Laplace coefficients can be obtained for each stage by turning on the LIST option in the Analysis/Setup/Options dialog box in Schematics. The output is written to the ".out" file after the simulation is complete.

> For the linear case, there are two controlling nodes and these are followed by the gain. For all cases, including the nonlinear case (POLY), refer to your PSpice user's guide.

> Expressions **cannot** be used for linear and polynomial coefficient values in a voltage-controlled voltage source device statement.

Current-Controlled Current Source and Current-Controlled Voltage Source

Note The Current-Controlled Current Source (F) and the Current-Controlled Voltage Source (H) devices have the same syntax. For a Current-Controlled Voltage Source just substitute a "H" for the "F". The "H" device generates a voltage, whereas, the "F" device generates a current.

General Form F<*name> <*(+) *node*> <(-) *node*> + <*controlling V device name*> <*gain*>

> F<*name*> <(+) *node*> <(-) *node*> POLY(<*value*>) + <*controlling V device name*>* + < <*polynomial coefficient value*> >*

(+) and (-) These nodes are the output nodes. A positive current flows from the (+) node through the source to the (-) node. The current through the controlling voltage source determines the output current. The controlling source must be an independent voltage source (V device), although it need not have a zero DC value.

> For the linear case, there must be one controlling voltage source and its name is followed by the gain. For all cases, including the nonlinear case (POLY), refer to your PSpice user's guide.

Note Expressions cannot be used for linear and polynomial coefficient values in a current-controlled current source device statement.

Examples FSENSE 1 2 VSENSE 10.0 FAMP 13 0 POLY(1) VIN 0 500 FNONLIN 100 101 POLY(2) VCNTRL1 VCINTRL2 0.0 13.6 0.2 0.005 The first form and the first two examples apply to the linear case. The second form and the last example are for the nonlinear case.

POLY(<*value*>) specifies the number of dimensions of the polynomial. The number of controlling voltage sources must be equal to the number of dimensions.

Independent Current Source & Stimulus and Independent Voltage Source & Stimulus

 SIN (< *parameters* $>$)

for a frequency-modulated waveform
for a sinusoidal waveform

The variables TSTEP and TSTOP, which are used in defaulting some waveform parameters, are set by the .TRAN command. TSTEP is <*print step value*> and TSTOP is <*final time value*>. The .TRAN command can be anywhere in the circuit file; it need not come after the voltage source.

Independent Current Source & Stimulus (EXP)

Figure 2-3 *EXP current waveform created using StmEd (Stimulus Editor)*

Exit pransient parameters Spec_type Other_info X_Axis Y_Axis Display_help Hard_copy Cursor

The EXP form causes the current to be $\langle 1 \rangle$ for the first $\langle 1 \rangle$ seconds. Then, the current decays exponentially from <i1> to <i2> using a time constant of <tc1>. The decay lasts td2-td1 seconds. Then, the current decays from $\langle i2 \rangle$ back to $\langle i1 \rangle$ using a time constant of <tc2>. This behavior is shown in [Figure 2-3.](#page-152-0) Alternatively, the waveform could be described by the following formulas

Table 2-11 *Independent Current Source and Stimulus Exponential Waveform Formulas*

Time Period	Value
0 to $<$ td1 $>$	i l
$<$ td1>to $<$ td2>	$i1 + (i2-i1) \cdot (1-e^{-(TIME + d1)/tc1})$
$<$ td $2>$ to TSTOP	$i1 + (i2-i1) \cdot ((1-e^{-(TIME-td1)/tc1}) - (1-e^{-(TIME-td2)/tc2}))$

Independent Current Source & Stimulus (PULSE)

Examples ISW 10 5 PULSE(1A 5A 1sec .1sec .4sec .5sec 2sec)

Table 2-12 *Independent Current Source and Stimulus Pulse Waveform Parameters*

Parameters	Description	Units	Default
\langle i1>	Initial current	amp	none
\langle i2>	Pulsed current	amp	none
$<$ per $>$	Period	sec	TSTOP
$<$ pw $>$	Pulse width	sec	TSTOP
$<$ td $>$	Delay	sec	$\bf{0}$
$<$ tf $>$	Fall time	sec	TSTEP
<tr></tr>	Rise time	sec	TSTEP

The PULSE form causes the current to start at $\langle i1 \rangle$, and stay there for <td> seconds. Then, the current goes linearly from <i1> to <i2> during the next <tr> seconds, and then the current stays at $\langle 12 \rangle$ for $\langle p_{W} \rangle$ seconds. Then, it goes linearly from $\langle 12 \rangle$ back to <i1> during the next <tf> seconds. It stays at <i1> for per-(tr+pw+tf) seconds, and then the cycle is repeated except for the initial delay of <td> seconds. This behavior is shown in Figure 2-4. Alternatively, the waveform could be described by the following table:

Time	Value
$\bf{0}$	i1
td	11
$td+tr$	i2
$td+tr+pw$	i ₂
$td+tr+pw+tf$	11
$td + per$	i1td
$td+per+tr$	i ₂

Table 2-13 *Independent Current Source and Stimulus Pulse Waveform Formulas*

Independent Current Source & Stimulus (PWL)

General Form PWL

- + [TIME_SCALE_FACTOR=<*value*>]
- + [VALUE_SCALE_FACTOR=<*value*>]
- + (*corner_points*)*

where *corner_points* are:

(<*tn*>, <*in*>) to specify a point FILE <*filename*> to read point values from a file REPEAT FOR <*n*> (*corner_points*)* ENDREPEAT to repeat <*n*> times REPEAT FOREVER (*corner_points*)* ENDREPEAT to repeat forever

Examples

n volt square wave (where *n* is 1, 2, 3, 4, then 5); 75% duty cycle; 10 cycles; 1 microseconds per cycle:

```
.PARAM N=1
.STEP PARAM N 1,5,1
V1 1 0 PWL
+ TIME_SCALE_FACTOR=1e-6 ;all time units are scaled to 
+ microseconds
+ REPEAT FOR 10
+ (.25, 0)(.26, {N})(.99, {N}) (1, 0)+ ENDREPEAT
```
5 volt square wave; 75% duty cycle; 10 cycles; 10 microseconds per cycle; followed by 50% duty cycle *n* volt square wave (where *n* is 1, 2, 3, 4, then 5) lasting until the end of simulation:

```
PARAM N=.2
.STEP PARAM N .2, 1.0, .2
V1 1 0 PWL
+TIME_SCALE_FACTOR=1e-5 ; all time units are scaled +to 10 
us
+VALUE_SCALE_FACTOR=5
+REPEAT FOR 10
+(0.25, 0)(0.26, 1)(0.99, 1)(1, 0)+ENDREPEAT
```

```
+REPEAT FOREVER
+(+,50, 0)+(+.01, \{N\}); iteration time .51
+(+.48, {N}); iteration time .99
+(1, 0)+ENDREPEAT
```
Assuming that a PWL specification has been given for a device to generate two triangular waveforms:

```
V3 1 0 PWL
   (1ms, 1)(2ms, 0)(3ms, 1)(4ms, 0)
```
Or, to replace the above with

V3 1 0 PWL FILE TRIANGLE.IN

where the file "triangle.in" would need to contain:

(1ms, 1)(2ms, 0)(3ms, 1)(4ms, 0)

Table 2-14 *Independent Voltage Source and Stimulus PWL Waveform Parameters*

Parameters*	Description	Units	Default
<tn></tn>	Time at corner	seconds	None
$<$ vn $>$	Voltage at corner	volts	None
$\langle n \rangle$	Number of repetitions	positive integer, 0, or -1	None

* <tn> and <n> cannot be expressions; <vn> may be an expression.

The PWL form describes a piecewise linear waveform. Each pair of time-current values specifies a corner of the waveform. The current at times between corners is the linear interpolation of the currents at the corners. This behavior is shown in Figure 2-5

Figure 2-5 *PWL current waveform created using StmEd (Stimulus*

Editor).

<*time_scale_factor*> and/or <*value_scale_factor*>

These keywords can be coded immediately after the PWL keyword to show that the time and/or current value pairs are to be multiplied by the appropriate scale factor.

These scale factors can be expressions. If they are expressions, they are evaluated once per outer simulation loop, and thus should be composed of expressions not containing references to voltages or currents.

<*tn*> and <*in*> The transient specification corner points for the PWL waveform shown in Figure 2-5 are shown in the first example.

> The <*in*> can be an expression having the same restrictions as the scaling keywords, but <*tn*> must be a literal.

<*file name*> The file named <*file name*> can be read to supply the (<*tn*> <*in*>) pairs. The specified file is a text file containing the time-current pairs. The contents of this file are read by the same parser that reads the circuit file. Thus, engineering units (e.g., 10us) are correctly interpreted. Note that the continuation + signs in the first column are unnecessary and are discouraged.

> A typical file can be created by editing an existing PWL specification, replacing all + signs with blanks (to avoid

unintentional +time). Only numbers (having units attached) can appear in the file; expressions for <*tn*> and <*n*> values are not allowed. All absolute time points in <*file name*> are with respect to the last (<*tn*> <*in*>) entered. All relative time points are with respect to the last time point.

REPEAT ... ENDREPEAT

These loops permit repetitions.

They can appear anywhere a (<*tn*> <*in*>) pair can appear. Absolute times within REPEAT loops are with respect to the start of the current iteration. The REPEAT ... ENDREPEAT specifications can be nested to any depth. Make sure that the current value associated with the beginning and ending time points (within the same REPEAT loop or between adjacent REPEAT loops), are the same when 0 is specified as the first point in a REPEAT loop.

<*n*> A REPEAT FOR -1 ... ENDREPEAT is treated as if it had been REPEAT FOREVER ... ENDREPEAT. A REPEAT FOR 0 ... ENDREPEAT is ignored (other than syntax checking of the enclosed corner points).

Independent Current Source & Stimulus (SFFM)

Table 2-15 *Independent Current Source and Stimulus Frequency-Modulated Waveform Parameters*

Figure 2-6 *SFFM current waveform created using StmEd (Stimulus Editor)*

The SFFM (Single-Frequency FM) form causes the current, as shown in Figure 2-6, to follow this formula

 i off + iampl· $sin(2\pi$ ·fc·TIME + mod· $sin(2\pi$ ·fm·TIME))

Independent Current Source & Stimulus (SIN)

The sinusoidal (SIN) waveform causes the current to start at <ioff> and stay there for <td> seconds.

Then, the current becomes an exponentially damped sine wave. This behavior is shown in [Figure 2-7.](#page-160-0) The waveform could be described by the following formulas.

Table 2-17 *Independent Current Source and Stimulus Sinusoidal Waveform Formulas*

Time period Value	
to $<$ td $>$	ioff+iampl $\sin(2\pi \cdot \text{phase}/360^{\circ})$
$<$ td $>$ to TSTOP	ioff+iampl.sin(2 π .(freq.(TIME-td)+phase/360°)). $e^{-(TIME \cdot td) \cdot df}$

Note The SIN waveform is for transient analysis only. It does not have any effect during AC analysis. To give a value to a current during AC analysis, use an AC specification, such as

```
IAC 3 0 AC 1mA
```
where IAC has an amplitude of one milliampere during AC analysis, and can be zero during transient analysis. For transient analysis use (for example)

ITRAN 3 0 SIN(0 1mA 1kHz)

where ITRAN has an amplitude of one milliampere during transient analysis and is zero during AC analysis. Refer to your PSpice user's guide.

Junction FET

Figure 2-8 *JFET Model*

As shown, the JFET is modeled as an intrinsic FET using an ohmic resistance (**RD**/*area*) in series with the drain, and using another ohmic resistance (**RS**/*area*) in series with the source. Positive current is current flowing into a terminal. The [*area value*] is the relative device area and defaults to 1.

Table 2-18 *Junction FET Model Parameters*

* For information on **T_MEASURED**, **T_ABS**, **T_REL_GLOBAL**, and **T_REL_LOCAL**, see the .MODEL statement on page $1-25$.

Note VTO < 0 means the device is a depletion-mode JFET (for both N-channel and P-channel) and **VTO** > 0 means the device is an enhancement-mode JFET. This conforms to U.C. Berkeley SPICE.

Equations

In the following equations:

- $Vgs = intrinsic gate-intrinsic source voltage$
- $Vgd =$ intrinsic gate-intrinsic drain voltage
- Vds = intrinsic drain-intrinsic source voltage
- Vt $= k \cdot T / q$ (thermal voltage)
- *k* = Boltzmann's constant
- $q =$ electron charge
 $T =$ analysis temperature.
	- $=$ analysis temperature ($\rm{°K}$)

Tnom = nominal temperature (set using TNOM option)

Other variables are from the model parameter list. These equations describe an N-channel JFET. For P-channel devices, reverse the sign of all voltages and currents. Positive current is current flowing into a terminal (for example, positive drain current flows from the drain through the channel to the source).

DC Currents¹

 $Ig = gate current = area (Igs + Igd)$ $Igs = gate-source leakage current = In + Ir·Kg$ In = normal current = $IS \cdot (e^{v_{gs/(N \cdot Vt)}}-1)$ Ir = recombination current = $\text{ISR} \cdot (e^{v_{gs/(NR \cdot Vt)}} - 1)$ $Kg =$ generation factor = $((1-Vgs/PB)^{2}+0.005)^{M/2}$ Igd = gate-drain leakage current = $In + Ir.Kg + Ii$ In = normal current = $IS \cdot (e^{Vgd/(N \cdot Vt)} - 1)$ Ir = recombination current = $\text{ISR} \cdot (e^{v_{\text{gd/(NR} \cdot Vt)}} - 1)$ $Kg =$ generation factor = $((1-Vgd/PB)^{2}+0.005)^{M/2}$ $I =$ impact ionization current For: 0 < Vgs-**VTO** < Vds forward saturation region) Ii = Idrain·**ALPHA**·vdif·*e*-VK/vdif where $vdi f = Vds - (Vgs-VTO)$ otherwise $I_i = 0$ $Id = \text{drain current} = \text{area} \cdot (\text{Idrain-Igd})$

 $Is = source current = area(-Idrain-Igs)$

Equation for Idrain

For: $Vds > 0$ (normal mode) and: $Vgs-**VTO** \leq 0$ (cutoff region) Idrain $= 0$ and: $Vds \leq Vgs-VTO$ (linear region) $Idrain =$ **BETA**·(1+**LAMBDA**·Vds)·Vds·(2·(Vgs-**VTO**)-Vds) and: 0 < Vgs-**VTO** < Vds(saturation region) Idrain = **BETA**·(1+**LAMBDA**·Vds)·(Vgs-VTO)2 For: $Vds < 0$ (inverted mode)

Switch the source and drain in equations (above).

^{1.} Positive current is current flowing into a terminal.

Capacitance¹

Cgs = gate-source depletion capacitance

```
For: Vgs < FC·PB
                    Cgs = area \cdot CGS \cdot (1 - Vgs / PB)^{-M}For: Vgs > FC·PB
                    Cgs = area \cdot CGS \cdot (1 - FC)^{-(1+M)} \cdot (1 - FC \cdot (1+M)) + M \cdot Vgs / PB)Cgd = gate-drain depletion capacitance
          For: Vgd < FC·PB
```
 $Cgd = area \cdot CGD \cdot (1-Vgd/PB)^{-M}$ For: Vgd > **FC**·**PB** $Cgd = \text{area} \cdot \text{CGD} \cdot (1 - FC)^{-(1+M)} \cdot (1 - FC \cdot (1 + M) + M \cdot Vgd / PB)$

^{1.} All capacitances are between terminals of the intrinsic JFET (that is, to the inside of the ohmic drain and source resistances).

Temperature Effects

 $VTO(T) = VTO+VTOTC·(T-Thom)$ $\text{BETA}(T) = \text{BETA} \cdot 1.01$ BETATCE·(T-Tnom) $\textsf{IS}(T) = \textsf{IS} \cdot e^{(T/Tnom-1) \cdot EG/(N \cdot Vt)} \cdot (T/Tnom)^{X T L' N}$ where $EG = 1.11$ $\text{ISR}(T) = \text{ISR} \cdot e^{(T/Tnom-1) \cdot EG/(NR \cdot Vt)} \cdot (T/Tnom)^{XTINR}$ where $EG = 1.11$ $PB(T) = PB \cdot T/Thom - 3 \cdot Vt \cdot ln(T/Thom) - Eg(Tnom) \cdot T/Thom$ $+$ Eg(T) where $Eg(T) =$ silicon bandgap energy = 1.16 $-.000702 \cdot T^2/(T+1108)$ $CGS(T) = CGS(1+M(0.0004(T-Tnom)+(1-PB(T)/PB)))$

 $CGD(T) = CGD(1+M(0.0004(T-Tnom)+(1-PB(T)/PB)))$

The drain and source ohmic (parasitic) resistances have no temperature dependence.

Noise

Noise is calculated assuming a one hertz bandwidth, using the following spectral power densities (per unit bandwidth):

the parasitic resistances, Rs and Rd, generate thermal noise ... $Is^2 = 4 \cdot k \cdot T / (RS/area)$ $Id^2 = 4 \cdot k \cdot T / (RD/area)$

the intrinsic JFET generates shot and flicker noise ...

```
Idrain^2 = 4 \cdot k \cdot T \cdot gm \cdot 2/3 + KF \cdot Idrain^{AF}/FREOUENCYwhere gm = dIdrain/dVgs (at the DC bias point)
```
Reference

For a generally detailed discussion of the U.C. Berkeley SPICE models, including the JFET device, refer to:

[1] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1988.

Inductor or Transmission Line Coupling

This device can be used to define coupling between inductors (transformers) or between transmission lines. This device also refers to a nonlinear magnetic core (CORE) model to include magnetic hysteresis effects in the behavior of a single inductor (winding), or in multiple coupled windings.

Model Parameters* Description Units Defaul t A Thermal energy parameter amp/meter 1E+3 **AREA** Mean magnetic cross-section cm² 0.1 **C** Domain flexing parameter 0.2 GAP Effective air-gap length cm 0 **K Domain anisotropy parameter amp/meter** 500 **LEVEL** Model index 2 **MS Magnetization saturation amp/meter** 1E+6 **PACK** Pack** (stacking) factor 1.0 **PATH** Mean magnetic path length cm 1.0

Table 2-19 *Inductor Coupling Model Parameters*

*See .MODEL statement.

**Flux is proportional to PACK.

Inductor Coupling

K<*name*> couples two, or more, inductors. Using the "dot" convention, place a "dot" on the first node of each inductor. In other words, given:

I1 1 0 AC 1mA L1 1 0 10uH L2 2 0 10uH R2 2 0 .1 K12 L1 L2 1

the current through L2 is in the opposite direction as the current through L1. The polarity is determined by the order of the nodes in the L device(s) and not by the order of inductors in the K statement.

<*coupling value*> This is the "coefficient of mutual coupling" which must be between 0 and 1.

This coefficient is defined by the equation

 $\langle \textit{coupling value} \rangle = M_{ij} / (L_i \cdot L_j)^{1/2}$

where

For transformers of normal geometry, the value one should be used. Values less than one occur in air core transformers when the coils do not completely overlap.

The linear branch relation for transient analysis is

$$
V_{i} = L_{i} \cdot \frac{dI_{i}}{dt} + M_{ij} \cdot \frac{dI_{j}}{dt} + M_{ik} \cdot \frac{dI_{k}}{dt} + \cdots
$$

For U.C. Berkeley SPICE2: if there are several coils on a transformer, then there must be K statements coupling all combinations of inductor pairs. For instance, a transformer using a center-tapped primary and two secondaries would be written:

* PRIMARY L1 1 2 10uH L2 2 3 10uH * SECONDARY L3 11 12 10uH L4 13 14 10uH * MAGNETIC COUPLING K12 L1 L2 1 K13 L1 L3 1 K14 L1 L4 1 K23 L2 L3 1 K24 L2 L4 1 K34 L3 L4 1

This "older" technique is still supported, but *not required*, for simulation. The same transformer can now be written:

* PRIMARY L1 1 2 10uH L2 2 3 10uH * SECONDARY L3 11 12 10uH L4 13 14 10uH * MAGNETIC COUPLING KALL L1 L2 L3 L4 1

Note Do not mix the two techniques.

<*model name*> If <*model name*> is present, four things change:

- **1** The mutual coupling inductor becomes a nonlinear, magnetic core device. The magnetic core's B-H characteristics are analyzed using the Jiles-Atherton model (see Reference [1] below).
- **2** The inductors become "windings," so the number specifying inductance now specifies the "number of turns."
- **3** The list of coupled inductors could be just one inductor.
- **4** A model statement is required to specify the model parameters.

[*size value*] Defaults to one and scales the magnetic cross-section. It is intended to represent the number of lamination layers, so only one model statement is needed for each lamination type.

For example

The Jiles-Atherton model is based on existing ideas of domain wall motion, including flexing and translation. The model derives an anhysteric magnetization curve using a mean field technique in which any domain is coupled to the magnetic field (H) and the bulk magnetization (M). This anhysteric value is the magnetization which would be reached in the absence of domain wall pinning. Hysteresis is modeled by the effects of pinning of domain walls on material defect sites. This impedance to motion and flexing due to the differential field exhibits all of the main features of real, nonlinear magnetic devices, such as: the initial magnetization curve (initial permeability), saturation of magnetization, coercivity, remanence, and hysteresis loss.

These features are shown in Figure 2-9.

Figure 2-9 *Probe B-H display of 3C8 ferrite (Ferroxcube)*

The simulator uses the JilesAtherton model to analyze the B-H curve of the magnetic core, and calculate values for inductance and flux for each of the "windings."

The state of the nonlinear core can be viewed in Probe by specifying B(K*xxx*), for the magnetization, or H(K*xxx*), for the magnetizing influence. These values are not available for .PRINT or .PLOT output.

Jiles-Atherton Model

Magnetic material made up of loosely coupled domains have an equilibrium B-H curve, called the "anhysteric". This curve is the locus of B-H values generated by superimposing a DC magnetic bias and a large AC signal which decays to zero. It is the curve representing minimum energy for the domains, and is modeled, in theory, by

$$
M_{an} = \text{MS} \cdot H / (|H| + \text{A})
$$

where

For a given magnetizing influence, H, the anhysteric magnetization is the global flux level the material would attain if the domain walls could move freely. The walls, however, are stopped or pinned on dislocations in the material. The wall remains pinned until enough magnetic potential is available to break free, and travel to the next pinning site. The theory supposes a mean energy required, per volume, to move domain walls. This is analogous to mechanical "drag." So a (simplified) equation of this is

change-in-magnetization $=$ potential \angle drag

The irreversible domain wall motion can, therefore, be expressed as

$$
dM_{irr}/dH = (M_{an} - M)/K
$$

where

K is the pinning energy per volume (drag)

Reversible wall motion comes from flexing in the domain walls, especially when it is pinned at a dislocation due to the magnetic potential (that is, the magnetization is not the anhysteric value).

The theory supposes spherical flexure to calculate energy values and arrives at the (simplified) equation

 $dM_{\rm rev}/dH = c \cdot d(M_{\rm an}$ -M $)/dH$

where

C is the domain flexing parameter

The equation for the total magnetization is the sum of these two state equations, and is, therefore:

 $dM/dH = (1/(1 + c)) \cdot (M_{an} - M)/K) + (C/(1 + c)) \cdot dM_{an}/dH$

Including Air-Gap Effects in the Model

If the gap thickness is small compared with the other dimensions of the core, it can be assumed that all of the magnetic flux lines go through the gap directly and that there is little "fringing flux" (having a modest amount of fringing flux only increases the effective air-gap length). Checking the field values around the entire magnetic path, gives the equation

```
Hcore·Lcore + Hgap·Lgap = n·I
```
where n·I is the sum of the amp-turns of the windings on the core. Also, the magnetization in the air-gap is negligible so that Bgap = Hgap, and Bgap = Bcore. These combine in the previous equation to yield

```
Hcore·Lcore + Bcore·Lgap = n·I
```
This is a difficult equation to solve especially for the Jiles-Atherton model, which is a state equation model rather than an explicit function (which one would expect since the B-H curve depends on the history of the material). However, there is a graphical technique which solves for Bcore and Hcore, given n·I, which is to: (i) take the non-gapped B-H curve, (ii) extend a line from the current value of n·I having a slope of -Lcore/Lgap (this would be vertical if $Lgap = 0$, and (iii) find the intersection of the line using the B-H curve.

The intersection point is the value for Bcore and Hcore for the n·I of the gapped core. The n·I value is the apparent or external value of Hcore, but the real value of Hcore is less. This results in a smaller value for Bcore and the "sheared over" B-H curves of a gapped core. The simulator implements the numerical equivalent of this graph technique.

The resulting B-H values are recorded in the Probe data file as B_{core} and H_{apparent}, since this is what the circuit "sees."

Getting Core Model Values

Characterizing core materials can be performed using Parts, and verified by using PSpice and Probe. The model uses MKS (metric) units, however the results for Probe are converted to Gauss and Oersted, which can be displayed using B(K*xxx*) and H(K*xxx*). The traditional B-H curve is made by a transient run, ramping current through a test inductor, then displaying B(K*xxx*) and setting the X axis to H(K*xxx*).

Reference

For a further description of the Jiles-Atherton model, refer to:

[1] D.C. Jiles, and D.L. Atherton, "Theory of ferromagnetic hysteresis," *Journal of Magnetism and Magnetic Materials***, 61, 48 (1986).**

Transmission Line Coupling

If a K device is used to couple two transmission lines, then two coupling parameters are required.

Table 2-20 *Transmission Line Coupling Device Parameters*

	Device Description	Units	Default
Cm	Capacitive coupling	Farad/Length*	none
Lm	Inductive coupling	Henries/Length*	none

* Length units must be consistent using the LEN parameter for the transmission lines being coupled.

These parameters can be thought of as the off-diagonal terms of a capacitive coupling matrix, [C], and an inductive coupling matrix, [L], respectively. [C] and [L] are both symmetric matrices, and for two coupled lines, the following relationships hold:

 $\text{cm} = \text{C}12 = \text{C}21$ **Lm** = L12 = L21 $C = \begin{bmatrix} C_{11} & C_{12} \\ C_{11} & C_{12} \end{bmatrix}$ $C_{21} C_{22}$ $= \begin{bmatrix} C_{11} & C_{12} \\ C_{12} & C_{22} \end{bmatrix} \qquad [L] = \begin{bmatrix} L_{11} & L_{12} \\ L_{11} & L_{22} \end{bmatrix}$ $L_{21} L_{22}$ =

 C_{12} represents the charge induced on the first conductor when the second conductor has a potential of one volt. In general, for a system of N coupled lines, C_{ii} is the charge on the ith conductor when the jth conductor is set to one volt, and all other conductors are grounded. The diagonal of the matrix is determined with the understanding that the self-capacitance is really the capacitance between the conductor and ground, so

$$
C_{ii} = C_{ig} + \sum |C_{ij}|
$$

 C_{ig} is equal to the capacitance per unit length for the ith transmission line, and is provided along with the T device that describes the ith line. The simulator computes C_{ii} from this.

The values of C_{ii} in the matrix are negative values. Note that the simulator assigns - $|$ **Cm** $|$ to the appropriate C_{ij} , so the sign used when specifying **Cm** is ignored.

 L_{12} is defined in terms of the flux between the 1st conductor and the ground plane when the $2nd$ conductor carries a current of one ampere. If there are more than two conductors, all other conductors are assumed to be open.

 L_{11} is equal to the inductance per unit length for the 1st line, and is obtained directly from the appropriate T device.

The following circuit fragment shows an example using two coupled lines:

```
T1 1 0 2 0 R=.31 L=.38u G=6.3u C=70p LEN=1
T2 3 0 4 0 R=.29 L=.33u G=6.0u C=65p LEN=1
K12 T1 T2 Lm=.04u Cm=6p
```
This fragment leads to the following [C] and [L]:

 $\begin{bmatrix} C \end{bmatrix} = \begin{bmatrix} 76p & -6p \\ -6p & 71p \end{bmatrix}$ $\begin{bmatrix} L \end{bmatrix} = \begin{bmatrix} 0.38u & 0.04u \\ 0.04u & 0.33u \end{bmatrix}$

The model used to simulate this system is based on the approach described by Tripathi and Rettig in reference [1] and extended for lossy lines by Roychowdhury and Pederson in reference [2]. The approach involves computing the system propagation modes by extracting the eigenvalues and eigenvectors of the matrix product [L][C]. The interested reader is referred to the references for the details. However, it is important to note that the model is not general for lossy lines.

For the lossy line case, the matrix product to be decoupled is actually $[R+sL][G+sC]$, where s is the Laplace variable, R is the resistance per unit length matrix, and G is the conductance per unit length matrix. The modes obtained from [L][C] represent a high frequency asymptote for this system. Simulation results should be good approximations for low-loss lines. However, as shown in reference [2], the approximation becomes exact for homogeneous, equally-spaced lossy lines, provided that coupling beyond immediately adjacent lines is negligible (i.e., the coupling matrices are tridiagonal and Toeplitz).

Note Coupled ideal lines can be modeled by setting R and G to zero. The Z0/TD parameter set is not supported for coupled lines.

References

[1] Tripathi and Rettig, "A SPICE Model for Multiple Coupled Microstrips and Other Transmission Lines," *IEEE MTT-S Internal Microwave Symposium Digest*, 1985.

[2] Roychowdhury and Pederson, "Efficient Transient Simulation of Lossy Interconnect," Design Automation Conference, 1991.

Inductor

It can also be specified in a circuit file using a .IC statement as follows:

.IC I(L<*name*>) <*initial value*>

For details on using the .IC statement in a circuit file, see page [1-16](#page-54-0) in this manual, and refer to your PSpice user's guide for more information.

Model Parameters*	Description	Units	Defa ult
L	Inductance multiplier		1
IL1	Linear current coefficient	amp^{-1}	$\bf{0}$
IL2	Quadratic current coefficient	amp^{-2}	$\boldsymbol{0}$
TC ₁	Linear temperature coefficient	$\rm ^{\circ}C^{-1}$	$\boldsymbol{0}$
TC ₂	Quadratic temperature coefficient	$^{\circ}C^{-2}$	$\bf{0}$
T_ABS	Absolute temperature	$\rm ^{\circ}C$	
T_MEASURED	Measured temperature	$\rm ^{\circ}C$	
T REL GLOBAL	Relative to current temperature	$\rm ^{\circ}C$	
T REL LOCAL	Relative to AKO model temperature	$\rm ^{\circ}C$	

Table 2-21 *Inductor Model Parameters*

* For information on **T_MEASURED**, **T_ABS**, **T_REL_GLOBAL**, and **T_REL_LOCAL**, see the .MODEL statement on pag[e1-25.](#page-63-0)

Noise

The inductor does not have a noise model.

MOSFET

Figure 2-10 *MOSFET Model*

As shown in [Figure Model Form,](#page-181-0) the MOSFET is modeled as an intrinsic MOSFET using ohmic resistances in series with the drain, source, gate, and bulk (substrate). There is also a shunt resistance (RDS) in parallel with the drain-source channel.

Note [L=<value>] [W=<value>] cannot be used in conjunction with Monte Carlo analysis.

The simulator provides four MOSFET device models, which differ in the formulation of the I-V characteristic. The **LEVEL** parameter selects between different models:

The drain-bulk and source-bulk saturation currents can be specified either by **JS**, which is multiplied by AD and AS, or by IS, which is an absolute value. The zero-bias depletion capacitances can be specified by **CJ**, which is multiplied by AD and AS, and by **CJSW**, which is multiplied by PD and PS. Or they can be set by **CBD** and **CBS**, which are absolute values.

NRD, NRS, NRG, and NRB

Consider a square sheet of resistive material. Analysis shows that the resistance between two parallel edges of such a sheet depends upon its composition and thickness, but is *independent* of its size as long as it is *square*. In other words, the resistance will be the same whether the square's edge is 2 mm, 2 cm, or 2 m. For this reason, the "sheet resistance" of such a layer, abbreviated **RSH** (see [Table 2-27\)](#page-193-0), has units of *ohms per square*.

The quantities NRD, NRS, NRG, and NRB are multipliers (in units of squares) that can be multiplied by **RSH** to yield the parasitic (ohmic) resistances of the drain, source, gate, and substrate respectively (designated **RD**, **RS**, **RG**, and **RB**).

PD and PS default to 0, NRD and NRS default to 1, and NRG and NRB default to 0. Defaults for L, W, AD, and AS can be set in the .OPTIONS statement. If AD or AS defaults are not set, they also default to 0. If L or W defaults are not set, they default to 100 u.

M Device "multiplier" (default = 1), which simulates the effect of multiple devices in parallel.

> The effective width, overlap and junction capacitances, and junction currents of the MOSFET are multiplied by M. The parasitic resistance values (e.g., **RD** and **RS**) are divided by M. Note the third example showing a device twice the size of the second example.

Model Levels 1, 2, and 3

The DC characteristics of the first three model levels are defined by the parameters **VTO**, **KP**, **LAMBDA**, **PHI**, and **GAMMA**. These are computed by the simulator if process parameters (e.g., **TOX**, and **NSUB**) are given, but the user-specified values always override (**Note:** The default value for **TOX** is 0.1 µ for model levels two and three, but is unspecified for level one which "turns off" the use of process parameters). **VTO** is positive (negative) for enhancement

mode and negative (positive) for depletion mode of N-channel (P-channel) devices.

Model Parameters*	Description	Units	Default
DELTA	Width effect on threshold		$\bf{0}$
ETA	Static feedback (LEVEL=3)		$\bf{0}$
GAMMA	Bulk threshold parameter	$\mathbf{volt}^{1/2}$	calculate d
KP	Transconductance coefficient	amp/vol t^2	$2E-5$
KAPPA	Saturation field factor (LEVEL=3)		0.2
LAMBDA	Channel-length modulation (LEVEL=1 or 2)	$volt^{-1}$	$\bf{0}$
LD	Lateral diffusion (length)	meter	$\mathbf{0}$
NEFF	Channel charge coefficient (LEVEL=2)		1.0
NFS	Fast surface state density	1/cm ²	$\bf{0}$
NSS	Surface state density	1/cm ²	none
NSUB	Substrate doping density	1/cm ³	none
PHI	Surface potential	volt	0.6
THETA	Mobility modulation (LEVEL=3)	$volt-1$	$\bf{0}$
TOX	Oxide thickness	meter	see above
TPG	Gate material type: $+1$ = opposite of substrate -1 = same as substrate $0 =$ aluminum		$+1$
UCRIT	Mobility degradation critical field (LEVEL=2)	volt/cm	1E4
UEXP	Mobility degradation exponent (LEVEL=2)		$\bf{0}$
UTRA	(not used) Mobility degradation transverse field coefficient		$\bf{0}$
UO	Surface mobility. (The second character is the letter O, not the numeral zero.)	cm^2 /volt· sec	600

Table 2-23 *MOSFET Level 1, 2, and 3 Model Parameters*

Model Parameters*	Description	Units	Default
VMAX	Maximum drift velocity	meter/se c	$\bf{0}$
VTO	Zero-bias threshold voltage	volt	0
WD	Lateral diffusion (width)	meter	0
ΧJ	Metallurgical junction depth $(\text{LEVEL}=2 \text{ or } 3)$	meter	0
XQC	Fraction of channel charge attributed to drain		1.0

Table 2-23 *MOSFET Level 1, 2, and 3 Model Parameters (continued)*

* See .MODEL statement.

ζ in L&W column indicates that parameter may have corresponding parameters exhibiting length and width dependence. See discussion under *Model Level 4* following.

Model Level 4

The **LEVEL**=4 (BSIM1) model parameters are all values obtained from process characterization, and can be generated automatically. Reference [4] describes a means of generating a "process" file, which *must* then be converted into .MODEL statements for inclusion in the Model Library or circuit file. (The simulator *does not* read process files.)

In the following list, parameters marked using a "ζ" in the L&W column also have corresponding parameters with a length and width dependency. For example, VFB is a basic parameter using units of volts, and LVFB and WVFB also exist and have units of volt·µ. The formula

 $P_{i} = P_{0} + P_{L}/L_{e} + P_{W}/W_{e}$

is used to evaluate the parameter for the actual device, where

 L_e = effective length = L - DL W_e = effective width = W - DW

Note Unlike the other models in PSpice, the BSIM model is designed for use with a process characterization system that provides all parameters: there are no defaults specified for the parameters, and leaving one out can cause problems.

Model Parameter \mathbf{s}^*	Description	Units	L&W
DL	Channel shortening	μ	
DW	Channel narrowing	μ	
ETA	Zero-bias drain-induced barrier lowering coefficient		ζ
K1	Body effect coefficient	volt ^{1/2}	ζ
K ₂	Drain/source depletion charge sharing coefficient		ζ
MUS	Mobility at zero substrate bias and Vds=Vdd	$\text{cm}^2/\text{volt}^2\text{-sec}$	ζ
MUZ	Zero-bias mobility	$\text{cm}^2/\text{volt-sec}$	
N0	Zero-bias subthreshold slope coefficient		ζ
NΒ	Sens. of subthreshold slope to substrate bias		ζ
ND	Sens. of subthreshold slope to drain bias		ζ
PHI	Surface inversion potential	volt	ζ
TEMP	Temperature at which parameters were measured	$\rm ^{\circ}C$	
TOX	Gate-oxide thickness	μ	
U0	Zero-bias transverse-field mobility degradation	$volt^1$	ζ
U ₁	Zero-bias velocity saturation	μ /volt	ζ
VDD	Measurement bias range	volts	
VFB.	Flat-band voltage	volt	ζ
WDF	Drain, source junction default width	meter	
X ₂ E	Sens. of drain-induced barrier lowering effect to substrate bias	$volt^{-1}$	ζ
X ₂ M _S	Sens. of mobility to substrate bias @ Vds=0	$\text{cm}^2/\text{volt}^2\text{-sec}$	ζ
X2MZ	Sens. of mobility to substrate bias @ Vds=0	cm ² /volt ² ·sec	ζ
X2U0	Sens. of transverse-field mobility degradation effect to substrate bias	volt^2	ζ
X2U1	Sens. of velocity saturation effect to substrate bias	μ /volt ²	ζ

Table 2-24 *MOSFET Level 4 Model Parameters*

Model Parameter \mathbf{s}^*	Description	Units	L&W
X3E	Sens. of drain-induced barrier lowering effect to drain bias ω Vds = Vdd	$volt^{-1}$	
X ₃ M _S	Sens. of mobility to drain bias @ Vds=Vdd	$\text{cm}^2/\text{volt}^2\text{-sec}$	
X3U1	Sens. of velocity saturation effect on drain	μ /volt ²	
XPART	Gate-oxide capacitance charge model flag. XPART =0 selects a $40/60$ drain/source charge partition in saturation, while $XPART=1$ selects a 0/100 drain/source charge partition.		

Table 2-24 *MOSFET Level 4 Model Parameters (continued)*

* See .MODEL statement

 ζ in L&W column indicates that parameter may have corresponding parameters exhibiting length and width dependence. See discussion under *Model Level 4* [on page 2-67.](#page-185-0)

Model Level 6 (BSIM3 - Version 2.0)

The BSIM3 model is a physical model using extensive built-in dependencies of important dimensional and processing parameters. It includes the major effects that are important to modeling deep-submicrometer MOSFETs such as threshold voltage reduction, nonuniform doping, mobility reduction due to the vertical field, bulk charge effect, carrier velocity saturation, drain-induced barrier lowering (DIBL), channel length modulation (CLM), hot-carrier-induced output resistance reduction, subthreshold conduction, source/drain parasitic resistance, substrate current induced body effect (SCBE), and drain voltage reduction in LDD structure. More detailed model information is available in reference [7].

Model Parameters	Description	Units	Default	Note*
A ₀	Bulk charge effect coefficient NMOS		1.0	
	Bulk charge effect coefficient PMOS		4.4	
A ₁	First non-saturation coefficient NMOS	1/V	0.0	
	First non-saturation coefficient PMOS	1/V	0.23	
A ₂	Second non-saturation coefficient NMOS		1.0	
	Second non-saturation coefficient PMOS		0.08	
AT	Saturation velocity temperature coefficient	m/sec	3.3E4	
BULKMOD	Bulk charge model selector:			
	NMOS		1	
	PMOS		2	
CDSC	Drain/source and channel coupling capacitance	F/m^2	$2.4E - 4$	
CDSCB			0.0	
DL	Channel length reduction on one side	m	0.0	
DROUT	Channel length dependent coefficient of the DIBL effect on Rout		0.56	
DSUB	Subthreshold DIBL coefficient exponent		DROUT	

Table 2-25 *MOSFET Level 6 Model Parameters*

Model Parameters	Description	Units	Default	Note*
DVT0	First coefficient of short-channel effect on threshold voltage		$2.2\,$	
DVT ₁	Second coefficient of short-channel effect on threshold voltage		0.53	
DVT ₂	Body bias coefficient of short-channel effect on threshold voltage	1/V	-0.032	
DW	Channel width reduction on one side	m	0.0	
ETA0	DIBL coefficient in subthreshold region		0.08	
ETAB	Body bias coefficient for the subthreshold DIBL coefficient	1/V	-0.07	
K1	First-order body effect coefficient	$\sqrt{\rm V}$	calculated	1
K2	Second-order body effect coefficient		calculated	$\mathbf{1}$
K ₃	Narrow width effect coefficient		80.0	
K ₃ B			0.0	
KETA	Body bias coefficient of the bulk charge effect.	1/V	-0.047	
KT ₁	Temperature coefficient for threshold voltage	V	-0.11	
KT ₁ L	Channel length sensitivity of temperature coefficient for threshold voltage.	$V-m$	0.0	
KT ₂	Body bias coefficient of the threshold voltage temperature effect		0.022	
NFACTOR	Subthreshold swing coefficient		1.0	
NGATE	Poly gate doping concentration	1/cm ³		
NLX	Lateral nonuniform doping coefficient	m	1.74E-7	
NPEAK	Peak doping concentration near interface	$1/\mathrm{cm}^3$	1.7E17	
NSUB	Substrate doping concentration	1/cm ³	6.0E16	
PCLM	Channel length modulation coefficient		1.3	
PDIBL1	First output resistance DIBL effect coefficient		0.39	

Table 2-25 *MOSFET Level 6 Model Parameters (continued)*

Table 2-25 *MOSFET Level 6 Model Parameters (continued)*

Model Parameters	Description	Units	Default	Note*
VSAT	Saturation velocity at Temp= TNOM	cm/sec	8.0E6	
VTH ₀	Threshold voltage at Vbs=0 for large channel length	V	calculated	
W ₀	Narrow width effect parameter	m	$2.5E-6$	
ΧJ	Junction depth	m	$1.5E-7$	
XPART	Charge partitioning coefficient: No charge model < 0.0 $40/60$ partition = 0.0 $50/50$ partition = 0.5 $0/100$ partition = 1.0		0.0	

Table 2-25 *MOSFET Level 6 Model Parameters (continued)*

* See *Notes* [on page 2-74](#page-192-0) for Note references.

The following parameters presented in Table 2-26 are "expert parameters". These should not be changed unless the detail structure of the device is known having specified meaningful values.

Model Parameters	Description	Units	Default	Note*
CIT	Capacitance due to interface trapped charge	F/m2	0.0	
EМ	Critical electrical field in channel	V/m	4.1E7	
ETA	Drain voltage reduction coefficient due to LDD		0.3	
GAMMA1	Body effect coefficient near the interface	$\sqrt{\rm V}$	calculated	1
GAMMA2	Body effect coefficient in the bulk	$\sqrt{\rm V}$	calculated	1
LDD	Total length of the LDD region	m	0.0	
LITL	Characteristic length related to current depth	m	calculated	1
PHI	Surface potential under strong inversion	V	calculated	1
U0	Mobility at Temp=TNOM: NMOS PMOS	$cm2/V-sec$ $cm2/V-sec$	670.0 250.0	
VBM	Maximum applied body bias	V	-5.0	

Table 2-26 *MOSFET Level 6 "Expert Parameters"*

Table 2-26 *MOSFET Level 6 "Expert Parameters" (continued)*

* See *Notes* on page 2-74 for Note references.

Notes

1 If any of the following BSIM3 Version 2.0 model parameters are not explicitly specified, they are calculated using the following equations.

 $VTH0 = VFB + PHI + K\sqrt{PHI}$

 $K1 = GAMMA2 - 2 \cdot K2 \sqrt{(PHI-VBM)}$

 $K2 = \frac{(GAMMA1 - GAMMA2)(\sqrt{PHI - VBX} - \sqrt{PHI})}{\sqrt{PHI + VBX^2}}$ \sqrt{PHI} (\sqrt{PHI} – \sqrt{BHI}) + VBM

 $VBF = VTH0 - PHI - K1\sqrt{PHI}$

$$
PHI = 2V_{tm} \ln \left(\frac{NPEAK}{n_i} \right)
$$

$$
GAMMA1 = \frac{\sqrt{2q\varepsilon_{si}}NPEAK}{COX}
$$

$$
\text{GAMMA2} \ = \ \frac{\sqrt{2q\epsilon_{si}}\text{NSUB}}{\text{COX}}
$$

$$
\mathbf{VBX} = \mathbf{PHI} - \mathbf{q} \cdot \mathbf{NPEAK} \cdot \mathbf{XT}^2 / (2\epsilon_{si})
$$

$$
\text{LITL} = \sqrt{\frac{\epsilon_{si} \text{TOXX}_j}{\epsilon_{ox}}}
$$

2 Default values listed in [Table 2-25](#page-188-0) for the parameters **UA**, **UB**, **UC UA1**, **AB1**, and **UC1** are used for simplified mobility modeling.

For All Model Levels

The following list describes the parameters common to all model levels, which are primarily parasitic element values such as series resistance, overlap and junction capacitance, and so on.

Table 2-27 *MOSFET Model Parameters for All Levels*

Model Parameters*	Description	Units	Default
AF	Flicker noise exponent		$\mathbf{1}$
CBD	Zero-bias bulk-drain p-n capacitance	farad	$\mathbf{0}$
CBS	Zero-bias bulk-source p-n capacitance	farad	$\bf{0}$
CGBO	Gate-bulk overlap capacitance/channel length	farad/meter	$\bf{0}$
CGDO	Gate-drain overlap capacitance/channel width	farad/meter	$\bf{0}$
CGSO	Gate-source overlap capacitance/channel width	farad/meter	$\bf{0}$
CJ	Bulk p-n zero-bias bottom capacitance/area	farad/meter ²	$\bf{0}$
CJSW	Bulk p-n zero-bias sidewall capacitance/length	farad/meter	$\bf{0}$
FC	Bulk p-n forward-bias capacitance coefficient		0.5
IS	Bulk <i>p-n</i> saturation current	amp	$1E-14$
JS	Bulk p-n saturation current/area	amp/meter ²	$\mathbf{0}$
JSSW	Bulk p-n saturation sidewall current/length	amp/meter	$\mathbf{0}$
KF	Flicker noise coefficient		$\mathbf{0}$
L	Channel length	meter	DEFL
LEVEL	Model index		$\mathbf{1}$
MJ	Bulk <i>p</i> - <i>n</i> bottom grading coefficient		0.5
MJSW	Bulk p-n sidewall grading coefficient		0.33
N	Bulk p-n emission coefficient		$\mathbf{1}$
PB	Bulk p-n bottom potential	volt	0.8

Model Parameters*	Description	Units	Default
PBSW	Bulk p-n sidewall potential	volt	PB
RB	Bulk ohmic resistance	ohm	$\boldsymbol{0}$
RD	Drain ohmic resistance	ohm	$\bf{0}$
RDS	Drain-source shunt resistance	ohm	infinite
RG	Gate ohmic resistance	ohm	$\boldsymbol{0}$
RS	Source ohmic resistance	ohm	$\boldsymbol{0}$
RSH	Drain, source diffusion sheet resistance	ohm/square	0
TΤ	Bulk <i>p-n</i> transit time	sec	$\bf{0}$
T_ABS	Absolute temperature	$\rm ^{\circ}C$	
T_MEASURED	Measured temperature	$\rm ^{\circ}C$	
T_REL_GLOBAL	Relative to current temperature	$\rm ^{\circ}C$	
T_REL_LOCAL	Relative to AKO model temperature	$\rm ^{\circ}C$	
w	Channel width	meter	DEFW

Table 2-27 *MOSFET Model Parameters for All Levels (continued)*

* For information on **T_MEASURED**, **T_ABS**, **T_REL_GLOBAL**, and **T_REL_LOCAL**, see the .MODEL statement on page $1-25$.

Equations

In the following equations:

Other variables are from the model parameter list. These equations describe an N-channel MOSFET. For P-channel devices, reverse the signs of all voltages and currents. Positive current is current flowing into a terminal (for example, positive drain current flows from the drain through the channel to the source).

DC Currents ¹

 $Ig = gate current = 0$ $Ib = bulk current = Ibs+Ibd$ Ibs = bulk-source leakage current = $\text{Iss} \cdot (e^{\text{Vbs/(N-Vt)}-1})$ Ibd = bulk-drain leakage current = $\text{Ids} \cdot (e^{\text{Vbd/(N\cdot Vt)}-1})$ where if: $JS = 0$, or $AS = 0$, or $AD = 0$ $Iss = IS$ $Ids = IS$ otherwise: $Iss = AS \cdot JS + PS \cdot JSSW$ $Ids = AD \cdot JS + PD \cdot JSSW$

 $Id = \text{drain current} = \text{Idrain-} \text{Ind}$

 $Is = source current = -Idrain-Ibs$

Equations for Idrain: LEVEL=1

For: $Vds < 0$ (inverted mode)

Switch the source and drain in equations (above).

For **LEVEL**=2, or **LEVEL**=3 MOSFET models, see reference [2] on [2-49](#page-167-0) for detailed information.

^{1.} Positive current is current flowing into a terminal.

Capacitance ¹

 $Cbs = bulk$ -source capacitance = area cap. + sidewall cap. + transit time cap. $Cbd = bulk-drain capacitance = area cap. + sidewall cap. + transit time cap.$ For: $CBS = 0$ and $CBD = 0$ Cbs = AS·**CJ**·Cbsj + PS·**CJSW**·Cbss + **TT**·Gbs Cbd = AD·**CJ**·Cbdj + PD·**CJSW**·Cbds + **TT**·Gds otherwise Cbs = **CBS**·Cbsj + PS·**CJSW**·Cbss + **TT**·Gbs Cbd = **CBD**·Cbdj + PD·**CJSW**·Cbds + **TT**·Gds where $Gbs = DC$ bulk-source conductance $= d\text{Ibs}/d\text{Vbs}$ Gbd = DC bulk-drain conductance = *d*Ibd/*d*Vbd or: Vbs < **FC**·**PB** $Cbsj = (1-Vbs/PB)$ ^{-MJ} $Cbss = (1-Vbs/PBSW)$ -MJSW For: Vbs > **FC**·**PB** $Cbsj = (1 - FC)^{-(1+MU)} \cdot (1 - FC \cdot (1+MU) + MU \cdot VbS/PB)$ Cbss = (1-**FC**)-(1+MJSW)·(1-**FC**·(1+**MJSW**)+**MJSW**·Vbs/**PBSW**) For: Vbd < **FC**·**PB** $Cbdi = (1-Vbd/PB)^{-MJ}$ $Cbds = (1-Vbd/\text{PBSW})$ -MJSW For: Vbd > **FC**·**PB** $Cbdj = (1 - FC)^{-(1+MU)} \cdot (1 - FC \cdot (1+MU) + MU \cdot Vbd / PB)$ $Cbds = (1 - FC)^{-(1+MJSW)} \cdot (1 - FC \cdot (1+MJSW))$ +**MJSW**·Vbd/**PBSW**) Cgs = gate-source overlap capacitance = **CGSO**·W Cgd = gate-drain overlap capacitance = **CGDO**·W Cgb = gate-bulk overlap capacitance = **CGBO**·L

For MOSFETs the capacitance model has been changed to conserve charge. This change affects the level 1, 2, and 3 models. The level 4 (BSIM) and level 6 (BSIM3) models have their own capacitance model, which already conserves charge and remains unchanged. See reference [6] and reference [7] on [page 82](#page-200-0) for the equations describing the capacitances due to the channel charge.

^{1.} All capacitances are between terminals of the intrinsic MOSFET. That is, to the inside of the ohmic drain and source resistances.

Temperature Effects

- $\text{IS}(T) = \text{IS} \cdot e^{(Eg(Tnom)\cdot T/Tnom Eg(T))/Vt}$
- $JS(T) = JS·e^{(Eg(Tnom)\cdot T/Tnom Eg(T))/Vt}$
- $\text{JSSW}(T) = \text{JSSW} \cdot e^{(Eg(Tnom)\cdot T/Tnom Eg(T))/Vt}$
- $PB(T) = PB \cdot T/Thom 3 \cdot Vt \cdot ln(T/Thom) Eg(Tnom) \cdot T/Thom + Eg(T)$
- **PBSW**(T) = **PBSW**·T/Tnom 3 ·Vt· $ln(T/Tnom)$ Eg(Tnom)·T/Tnom + Eg(T)
- **PHI**(T) = **PHI**·T/Tnom 3 ·Vt· $ln(T/Tnom)$ Eg(Tnom)·T/Tnom + Eg(T) where $Eg(T)$ = silicon bandgap energy = 1.16 - .000702 \cdot T²/(T+1108)
- **CBD**(T) = **CBD**·(1+**MJ**·(.0004·(T-Tnom)+(1-**PB**(T)/**PB**)))
- $CBS(T) = CBS(1+MJ(0.0004(T-Tnom)+(1-PB(T)/PB)))$
- $\text{CJ}(T) = \text{CJ} \cdot (1 + \text{MJ} \cdot (.0004 \cdot (T \text{Tr}om) + (1 \text{PB}(T) / \text{PB})))$
- $\text{CJSW}(T) = \text{CJSW} \cdot (1 + \text{MJSW} \cdot (.0004 \cdot (T \text{Trom}) + (1 \text{PB}(T)/\text{PB})))$
- $KP(T) = KP \cdot (T/Thom)^{-3/2}$
- $UO(T) = UO(T/Thom)^{-3/2}$
- $MUS(T) = MUS \cdot (T/Thom)^{-3/2}$
- $MUZ() = MUZ·(T/Thom)^{-3/2}$
- $X3MS(T) = X3MS \cdot (T/Thom)^{-3/2}$

The ohmic (parasitic) resistances have no temperature dependence.

Noise

Noise is calculated assuming a one hertz bandwidth, using the following spectral power densities (per unit bandwidth):

the parasitic resistances (Rd, Rg, Rs, and Rb) generate thermal noise ...

 $Id^2 = 4 \cdot k \cdot T/Rd$ $Ig^2 = 4 \cdot k \cdot T/Rg$ $Is^2 = 4 \cdot k \cdot T/Rs$ $Ib^2 = 4 \cdot k \cdot T / Rb$

the intrinsic MOSFET generates shot and flicker noise ...

Idrain² = $4 \cdot k \cdot T \cdot gm \cdot 2/3 + K$ F \cdot Idrain^{AF}/(FREQUENCY \cdot Kchan)

where

 $gm = dIdrain/dVgs$ (at the DC bias point) Kchan = (effective length)² (permittivity of SiO_2)/**TOX**

References

For a more complete description of the MOSFET models, refer to:

[1] H. Shichman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," *IEEE Journal of Solid-State Circuits*, SC-3, 285, September 1968.

[2] A. Vladimirescu, and S. Lui, "The Simulation of MOS Integrated Circuits Using SPICE2," Memorandum No. M80/7, February 1980.

[3] B. J. Sheu, D. L. Scharfetter, P.-K. Ko, and M.-C. Jeng, "BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors," *IEEE Journal of Solid-State Circuits*, SC-22, 558-566, August 1987.

[4] J. R. Pierret, "A MOS Parameter Extraction Program for the BSIM Model," Memorandum No. M84/99 and M84/100, November 1984.

[5] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1993.

[6] Ping Yang, Berton Epler, and Pallab K. Chatterjee, "An Investigation of the Charge Conservation Problem for MOSFET Circuit Simulation," *IEEE Journal of Solid-State Circuits*, Vol. **SC-18**, No.1, February 1983.

[7] J.H. Huang, Z.H. Liu, M.C. Jeng, K. Hui, M. Chan, P.K. KO, and C. Hu, "BSIM3 Manual," Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720.

References [2] and [4] are available for \$10.00 (each) by sending a check payable to *The Regents of the University of California* to this address:

Cindy Manly EECS/ERL Industrial Support Office 497 Cory Hall University of California Berkeley, CA 94720

Bipolar Transistor

Figure 2-11 *Bipolar Transistor Model (enhanced Gummel-Poon)*

As shown, the bipolar transistor is modeled as an intrinsic transistor using ohmic resistances in series with the collector (**RC**/*area*), the base (value varies with current, see equations below), and with the emitter (**RE**/*area*). Positive current is current flowing into a terminal. The [*area value*] is the relative device area and defaults to 1. For those model parameters which have alternate names, such as **VAF** and **VA** (the alternate name is shown by using parentheses), either name can be used.

The substrate node is optional, and if not specified it defaults to ground. Because the simulator allows alphanumeric names for nodes, and because there is no easy way to distinguish these from the model names, it makes it necessary to enclose the name (not a number) used for the substrate node using square brackets "[]". Otherwise it is interpreted as a model name. See the third example.

For model types NPN and PNP, the isolation junction capacitance is connected between the intrinsic-collector and substrate nodes. This is the same as in SPICE2, or SPICE3, and works well for vertical IC transistor structures. For lateral IC transistor structures there is a third model, LPNP, where the isolation junction capacitance is connected between the intrinsic-base and substrate nodes.

Model Parameters*	Description	Units	Default
AF	Flicker noise exponent		$\mathbf{1}$
BF	Ideal maximum forward beta		100
BR	Ideal maximum reverse beta		$\mathbf{1}$
CJC	Base-collector zero-bias p-n capacitance	farad	$\bf{0}$
CJE	Base-emitter zero-bias p-n capacitance	farad	$\boldsymbol{0}$
CJS (CCS)	Substrate zero-bias p-n capacitance	farad	$\bf{0}$
EG	Bandgap voltage (barrier height)	eV	1.11
FC	Forward-bias depletion capacitor coefficient		$0.5\,$
GAMMA	Epitaxial region doping factor		1E-11
IKF (IK)	Corner for forward-beta high-current roll-off	amp	infinite
IKR	Corner for reverse-beta high-current roll-off	amp	infinite
IRB	Current at which Rb falls halfway to	amp	infinite
IS	Transport saturation current	amp	$1E-16$
ISC (C4)	Base-collector leakage saturation current	amp	$\bf{0}$

Table 2-28 *Bipolar Transistor Model Parameters*

Model Parameters*	Description	Units	Default
ISE(C2)	Base-emitter leakage saturation current	amp	$\bf{0}$
ISS	Substrate <i>p-n</i> saturation current	amp	$\bf{0}$
ITF	Transit time dependency on Ic	amp	$\bf{0}$
KF	Flicker noise coefficient		$\bf{0}$
MJC (MC)	Base-collector <i>p-n</i> grading factor		0.33
MJE (ME)	Base-emitter <i>p-n</i> grading factor		0.33
MJS (MS)	Substrate <i>p-n</i> grading factor		$\bf{0}$
NC	Base-collector leakage emission coefficient		$\mathbf{2}$
NE	Base-emitter leakage emission coefficient		1.5
NF	Forward current emission coefficient		$\mathbf{1}$
NK	High-current roll-off coefficient		$.5\,$
NR	Reverse current emission coefficient		$\mathbf{1}$
NS	Substrate <i>p-n</i> emission coefficient		1
PTF	Excess phase @ $1/(2\pi \cdot TF)$ Hz	degree	0
QCO	Epitaxial region charge factor	coulomb	$\bf{0}$
RB	Zero-bias (maximum) base resistance	ohm	$\bf{0}$
RBM	Minimum base resistance	ohm	RB
RC	Collector ohmic resistance	ohm	$\bf{0}$
RCO	Epitaxial region resistance	ohm	$\bf{0}$
RE	Emitter ohmic resistance	ohm	0
TF	Ideal forward transit time	sec	$\bf{0}$
TR	Ideal reverse transit time	sec	0
TRB1	RB temperature coefficient (linear)	$\mathrm{^{\circ}C^{\text{-}1}}$	$\bf{0}$
TRB ₂	RB temperature coefficient (quadratic)	$\rm ^{\circ}C^{\text{-}2}$	$\bf{0}$
TRC1	RC temperature coefficient (linear)	$\rm ^{\circ}C^{-1}$	$\bf{0}$
TRC ₂	RC temperature coefficient (quadratic)	C -2	0
TRE1	RE temperature coefficient (linear)	C -1	$\boldsymbol{0}$

Table 2-28 *Bipolar Transistor Model Parameters (continued)*

Model Parameters*	Description	Units	Default
TRE ₂	RE temperature coefficient (quadratic)	$\rm ^{\circ}C^{\text{-}2}$	$\bf{0}$
TRM1	RBM temperature coefficient (linear)	C -1	$\mathbf{0}$
TRM ₂	RBM temperature coefficient (quadratic)	$^{\circ}C^{-2}$	$\bf{0}$
T ABS	Absolute temperature	$\rm ^{\circ}C$	
T_MEASURED	Measured temperature	$\rm ^{\circ}C$	
T_REL_GLOBAL	Relative to current temperature	$\rm ^{\circ}C$	
T_REL_LOCAL	Relative to AKO model temperature	$\rm ^{\circ}C$	
VAF (VA)	Forward Early voltage	volt	infinite
VAR (VB)	Reverse Early voltage	volt	infinite
VJC (PC)	Base-collector built-in potential	volt	0.75
VJE (PE)	Base-emitter built-in potential	volt	0.75
VJS (PS)	Substrate <i>p-n</i> built-in potential	volt	0.75
VO	Carrier mobility "knee" voltage	volt	10
VTF	Transit time dependency on Vbc	volt	infinite
XCJC	Fraction of CJC connected internally to Rb		$\mathbf{1}$
XCJC2	Fraction of CJC connected internally to Rb		$\mathbf{1}$
XTB	Forward and reverse beta temperature coefficient		$\bf{0}$
XTF	Transit time bias dependence coefficient		$\bf{0}$
XTI (PT)	IS temperature effect exponent		3

Table 2-28 *Bipolar Transistor Model Parameters (continued)*

* For information on **T_MEASURED**, **T_ABS**, **T_REL_GLOBAL**, and **T_REL_LOCAL**, see the .MODEL statement on page [1-25.](#page-63-0)

> The parameters **ISE** (**C2**) and **ISC** (**C4**) can be set to be greater than one. In this case, they are interpreted as multipliers of **IS** instead of absolute currents: that is, if **ISE** is greater than one then it is replaced by **ISE**·**IS**. Likewise for **ISC**.

If the model parameter **RCO** is specified, then quasi-saturation effects are included.

The model parameter **XCJC2** is used like of **XCJC**. The differences between the two parameters are as follows.

Branch	XCJC	XCJC ₂
Intrinsic base to intrinsic collector	XCJC*CJC	XCJC2*CJC
Extrinsic base to intrinsic collector	$(1.0 - XCJC)^*CJC$	not applicable
Extrinsic base to extrinsic collector	not applicable	$(1.0 - XCJC2)^*CJC$

Table 2-29 *How XCJC and XCJC2 Specify the Distribution of the CJC*

When **XCJC2** is specified in the range 0 < **XCJC2** < 1.0, **XCJC** is ignored. Also, the extrinsic base to extrinsic collector capacitance (Cbx2) and the gain-bandwidth product (Ft2) are included in the operating point information (in the output listing generated during a Bias Point Detail analysis, **.OP**). For backward compatibility, the parameter **XCJC** and the associated calculation of Cbx and Ft remain unchanged. Cbx and Ft appears in the output listing only when **XCJC** is specified.

The use of **XCJC2** produces more accurate results because Cbx2 (the fraction of **CJC** associated with the intrinsic collector node) now equals the ratio of the device's emitter area-to-base area. This results in a better correlation between the measured data and the gain bandwidth product (Ft2) calculated by PSpice.

Capacitance

Equations

In the following equations:

Other variables are from the model parameter list. These equations describe an NPN transistor. For the PNP and LPNP devices, reverse the signs of all voltages and currents.

DC Currents ¹

Ib = base current = $area$ ·(Ibe1/**BF** + Ibe2 + Ibc1/**BR** + Ibc2)

 $Ic =$ collector current

 $= area$ ·(Ibe1/Kqb - Ibc1/Kqb - Ibc1/**BR** - Ibc2) Ibe1 = forward diffusion current = $IS \cdot (e^{Vbe/(NF \cdot Vt)} - 1)$ $Ibe2 = non-ideal base-emitter current = ISE·(e^{Vbe/(NE-Vt)}-1)$ Ibc1 = reverse diffusion current = $IS \cdot (e^{Vbc/(NR \cdot Vt)} - 1)$ $Ibc2 = non-ideal base-collector current$ $=$ **ISC**·($e^{\text{Vbc/(NC-Vt)}-1}$) Kqb = base charge factor = Kq1 \cdot (1+(1+4 \cdot Kq2)^{NK})/2 Kq1 = 1/(1 - Vbc/**VAF** - Vbe/**VAR**) $Kq2 = Ibe1/IKF + Ibe1/IKR$

 I_s = substrate current = *area*·**ISS**·($e^{Vjs/(NS\cdot Vt)}$ -1)

 $Rb = actual base parasitic resistance$

For: $IRB = \text{infinite}$ (default value) $Rb = (RBM + (RB-RBM)/Kqb)/area$ For: $IRB > 0$ $Rb = (RBM + 3 \cdot (RB-RBM) \cdot \frac{\tan(x) - x}{\sqrt{x^2 + 3}})$ /area where $x = \frac{(1 + (144/\pi^2) \cdot 16/(area \cdot IRB))^{1/2} - 1}{(24/\pi^2 \cdot 16/(area \cdot IPR))^{1/2}}$ $\frac{\tan(x) - x}{x \cdot (\tan(x))^2}$ $\frac{(1 + (1117 \text{ R}) \cdot 16)}{(24/\pi^2) \cdot (16/(\text{area} \cdot \text{IRB}))^{1/2}}$

^{1.} Positive current is current flowing into a terminal.

Capacitances ¹

```
Cbe = base-emitter capacitance = Ctbe + area·Cjbe
         Ctbe = transit time capacitance = tf-Gbe
           tf = effectiveTF
                  = TF·(1+XTF·(Ibe1/(Ibe1+area\cdot ITF))<sup>2</sup>·e^{\text{Vbc}((1.44\cdot VTF))}Gbe = DC base-emitter conductance = (d\text{Ibe})/(d\text{Vb})Ibe = Ibe1 + Ibe2For: Vbe < FC·VJE
                  Cibe = <b>CJE</b>·(1-Vbe/VJE)<sup>-MJE</sup>
         For: Vbe > FC·VJE
                  Cjbe = CJE·(1-FC)-(1+MJE)·(1-FC·(1+MJE)
                           +MJE·Vbe/VJE)
Cbc = base-collectron capacitance = Ctbc + <i>area</i> <b>XCJC</b>·CibeCtbc = transit time capacitance = TR·Gbc
                  Gbc = DC base-collector conductance 
                           = (dIbc)/(dVbc)For: Vbc < FC·VJC
                  Cibe = <b>CJC·</b>(1-Vbc/VJC)<sup>MEC</sup>For: Vbc > FC·VJC
                  Cibe = CJC \cdot (1 - FC) \cdot (1 + MJC \cdot (1 - FC \cdot (1 + MJC) + MJC \cdot Vbc/VJC)Cbx = extrinsic-base to intrinsic-collector capacitance
         = area \cdot (1 - XCJC) \cdot CibxFor: Vbx < FC·VJC
                  Cibx = CJC·(1-Vbx/VJC)-MJC
         For: Vbx > FC·VJC
                  Cjbx = CJC·(1-FC)-(1+MJC)·(1-FC·(1+MJC)+MJC·Vbx/VJC)
Cjs = substrate junction capacitance = area·Cjjs
         For: Vjs \leq 0Cijs = CJS·(1-Vjs/VJS)<sup>-MJS</sup>(assumes FC = 0)
         For: Vis > 0Cjjs = CJS·(1+MJS·Vjs/VJS)
```
^{1.} All capacitances, except Cbx, are between terminals of the intrinsic transistor which is inside of the collector, base, and emitter parasitic resistances. Cbx is between the intrinsic collector and the extrinsic base.

Quasi-saturation Effect

Quasi-saturation is an operating region where the internal base-collector metallurgical junction is forward biased, while the external base-collector terminal remains reverse biased.

This effect is modeled by extending the intrinsic Gummel-Poon model, adding a new internal node, a controlled current source, Iepi, and two controlled capacitances, represented by the charges Qo and Qw. These additions are only included if the model parameter **RCO** is specified. See reference [3] for the derivation of this extension.

Iepi = *area*· (**VO**·(Vt·(K(Vbc)-K(Vbn)-*ln*((1+K(Vbc))/(1+K(Vbn)))) +Vbc-Vbn))/**RCO**·(|Vbc-Vbn|+**VO**) $Qo = area \cdot QCO \cdot (K(Vbc) - 1 - GAMMA/2)$ $Qw = area \cdot QCO \cdot (K(Vbn) - 1 - GAMMA/2)$ where $K(v) = (1 + \text{GAMMA} \cdot e^{(v/Vt)})^{1/2}$

Temperature Effects

- $\text{IS}(T) = \text{IS-}e^{(T/Tnom-1)\cdot EG/(N\cdot Vt)} \cdot (T/Tnom)^{X T l/N}$ where $N = 1$
- $\text{ISE}(T) = (\text{ISE}/(T/Tnom)^{XTB}) \cdot e^{(T/Tnom-1) \cdot EG/(NE \cdot Vt)} \cdot (T/Tnom)^{XTIME}$
- $\text{ISC}(T) = (\text{ISC}/(T/Tnom)$ XTB $)\cdot e^{(T/Tnom-1) \cdot EG/(NC\cdot Vt)} \cdot (T/Tnom)$ XTI/NC
- $\text{ISS}(T) = (\text{ISS}/(T/Thom)^{XTB}) \cdot e^{(T/Thom-1) \cdot EG/(NS\cdot Vt)} \cdot (T/Thom)^{X T I/NS}$
- $BF(T) = BF(T/Thom)^{XTB}$
- $BR(T) = BR \cdot (T/Thom)^{XTB}$
- $RE(T) = RE·(1+TRE1·(T-Tnom)+TRE2·(T-Tnom)^2)$
- **RB**(T) = **RB**·(1+**TRB1**·(T-Tnom)+**TRB2**·(T-Tnom)²)
- $RBM(T) = RBM·(1+TRM1·(T-Tnom)+TRM2·(T-Tnom)²)$
- $RC(T) = RC·(1+TRC1·(T-Tnom)+TRC2·(T-Tnom)²)$
- $VJE(T) = VJE \cdot T/Tnom$ $-3\cdot Vt\cdot ln(T/Thom) - Eg(Tnom)\cdot T/Thom + Eg(T)$
- $\mathbf{VJC}(T) = \mathbf{VJC} \cdot T/Tnom$ $-3\cdot Vt\cdot ln(T/Tnom) - Eg(Tnom)\cdot T/Tnom + Eg(T)$
- $VJS(T) = VJS \cdot T/Tom$
	- $-3\cdot Vt\cdot ln(T/Thom) Eg(Tnom)\cdot T/Thom + Eg(T)$
	- where $Eg(T) =$ silicon bandgap energy $= 1.16 - .000702 \cdot T^2/(T+1108)$
- $CJE(T) = CJE·(1+MJE·(.0004·(T-Tnom)+(1-VJE(T)/VJE)))$
- $CJC(T) = CJC·(1+MJC·(.0004·(T-Thom)+(1-VJC(T)/VJC)))$
- $\text{CJS}(T) = \text{CJS} \cdot (1 + \text{MJS} \cdot (.0004 \cdot (T \text{Trom}) + (1 \text{VJS}(T) / \text{VJS})))$

Noise

Noise is calculated assuming a one hertz bandwidth, using the following spectral power densities (per unit bandwidth):

the parasitic resistances generate thermal noise ...

 $Ic^2 = 4 \cdot k \cdot T/(RC/area)$ $Ib^2 = 4 \cdot k \cdot T / Rb$ $Ie^2 = 4 \cdot k \cdot T/(RE/area)$

the base and collector currents generate shot and flicker noise ...

> $Ib^2 = 2 \cdot q \cdot Ib + KF \cdot Ib^{AF}/FREQUENCY$ $Ic^2 = 2 \cdot q \cdot Ic$

References

For a more complete description of bipolar transistor models, refer to

[1] Ian Getreu, *Modeling the Bipolar Transistor*, Tektronix, Inc. part# 062-2841-00.

Also, for a generally detailed discussion of the U.C. Berkeley SPICE models, including the bipolar transistor.

[2] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1988.

For a description of the extension for the quasi-saturation effect, refer to

[3] G. M. Kull, L. W. Nagel, S. W. Lee, P. Lloyd, E. J. Prendergast, and H. K. Dirks, "A Unified Circuit Model for Bipolar Transistors Including Quasi-Saturation Effects," *IEEE Transactions on Electron Devices*, ED-32, 1103-1113 (1985).

Resistor

Model Parameters*	Description	Units	Default
R	Resistance multiplier		
TC ₁	Linear temperature coefficient	$^{\circ}$ C-1	$\boldsymbol{0}$
TC ₂	Quadratic temperature coefficient	$^{\circ}C^{-2}$	$\boldsymbol{0}$
TCE	Exponential temperature coefficient	$\%$ /°C	$\boldsymbol{0}$
T ABS	Absolute temperature	$\rm ^{\circ}C$	
T MEASURED	Measured temperature	$\rm ^{\circ}C$	
T_REL_GLOBAL	Relative to current temperature	$\rm ^{\circ}C$	
T REL LOCAL	Relative to AKO model temperature	$\rm ^{\circ}C$	

Table 2-30 *Resistor Model Parameters*

* For information on **T_MEASURED**, **T_ABS**, **T_REL_GLOBAL**, and **T_REL_LOCAL**, see the .MODEL statement on page $1-25$.

Noise

Noise is calculated assuming a one hertz bandwidth. The resistor generates thermal noise using the following spectral power density (per unit bandwidth)

i2 = 4·*k*·T/resistance

Voltage-Controlled Switch

Table 2-31 *Voltage-Controlled Switch Model Parameters*

* See .MODEL statement.

RON and **ROFF** must be greater than zero and less than 1/GMIN.

This switch model was designed to minimize numerical problems. However, there are a few things to consider:

Using double precision numbers, the simulator can only handle a dynamic range of about 12 decades. Making the ratio of **ROFF** to **RON** greater than 1E+12 is not recommended.

Also, it not recommend to make the transition region too narrow. Remember that in the transition region the switch has gain. The narrower the region, the higher the gain and the greater the potential for numerical problems. The smallest allowed value for $|VON-VOFF|$ is RELTOL \cdot (MAX $($ $|VON|,$ $|VOFF|$))+ VNTOL.

Equations

In the following equations:

Switch Resistance

```
Rs = switch resistance
If: VON > VOFF
       For: Vc > VON
               Rs = <b>RON</b>For: Vc < VOFF
               Rs = ROFF
       For: VOFF < Vc < VONRs = exp(Lm + 3·Lr·(Vc-Vm)/(2·Vd)- 2·Lr·(Vc-Vm)3
/Vd3)
If: VON < VOFF
       For: Vc < VON
              Rs = <b>RON</b>For: Vc > VOFF
               Rs = ROFFFor: VOFF > Vc > VONRs = exp(Lm - 3·Lr·(Vc-Vm)/(2·Vd)+ 2·Lr·(Vc-Vm)3/Vd3
)
```
Noise

Noise is calculated assuming a one hertz bandwidth. The voltage-controlled switch generates thermal noise as if it were a resistor having the same resistance that the switch has at the bias point, using the following spectral power density (per unit bandwidth)

 $\mathbf{i}^2 = 4 \cdot \mathbf{k} \cdot \mathbf{T} / \mathbf{Rs}$

Transmission Line

Ideal Line

Lossy Line

Figure 2-12 *Ideal Transmission Line Model*

Table 2-32 *Transmission Line Model Parameters*

* See .MODEL statement. The order is, from the most commonly used to the least commonly used parameter.

near-end current, the far-end voltage, and the

far-end current, given in that order.)

** Any length units can be used, but they must be consistent. For instance, if LEN is in feet, then the units of R must be in ohms/foot.

*** A lossy line with <code>R=G=0</code> and <code>LEN=1</code> is equivalent to an ideal line with $ZO = \sqrt{\frac{L}{C}}$ and $TD = LEN \cdot \sqrt{L \cdot C}$.

As shown in [Figure 2-12](#page-217-0), the transmission line device is a bidirectional, delay line. It has two ports, A and B. The (+) and (-) nodes define the polarity of a positive voltage at a port. In [Figure 2-12,](#page-217-0) port A's $(+)$ and $(.)$ nodes are one and two, and port B's (+) and (-) nodes are three and four, respectively.

For the ideal line, IC sets the initial guess for the voltage or current across the ports. The <*near voltage*> value is the voltage across $A(+)$ and $A(+)$ and the *<far voltage*> is the voltage across $B(+)$ and B(-). The \langle near current $>$ is the current through A(+) and A(-) and the \langle *far current*> is the current through B(+) and B(-).

For the ideal case, Z0 is the characteristic impedance. The transmission line's length can be specified either by TD, a delay in seconds, or by F and NL, a frequency and a relative wavelength at F. NL defaults to 0.25 (F is then the quarter-wave frequency). Although TD and F are both shown as optional, one of the two must be specified. Examples T1, T2, and T3 all specify the same transmission ideal line.

Note Both Z0 ("zee-zero") and ZO ("zee-oh") are accepted by the simulator.

During transient (.TRAN) analysis, the internal time step is limited to be no more than one-half the smallest transmission delay, so short transmission lines cause long run times.

For a lossy line, LEN is the electrical length. R, L, G, and C are the per unit length values of resistance, inductance, conductance, and capacitance, respectively. Example T4 specifies a lossy line one meter long. The lossy line model is similar to that shown for the ideal case in [Figure 2-13 on page 2-103](#page-221-0), except that the delayed voltage and current values include terms which vary with frequency. These terms are computed in transient analysis using an impulse response convolution method, and the internal time step is limited by the time resolution required to accurately model the frequency characteristics of the line. As with ideal lines, short lossy lines cause long run times.

simulating lossy lines is to model these characteristics using discrete passive elements to represent small sections of the line. This is the lumped model approach, and it involves connecting a set of many small subcircuits in series as shown in the following figure.

Figure 2-13 *Lossy transmission line lumped line segment*

Lumped Line Segment

This method requires that there is enough lumps to adequately represent the distributed character of the line, and this often results in the need for a large netlist and correspondingly long simulation times. The method also produces spurious oscillations near the natural frequencies of the lumped elements.

An additional extension allows systems of coupled transmission lines to be simulated. Transmission line coupling is specified using the K device. This is done in much the same way that coupling is specified for inductors. See the description of the K device on [page 50](#page-168-0) for further details.

The distributed model allows freedom from having to determine how many lumps are sufficient, and eliminates the spurious oscillations. It also allows lossy lines to be simulated in a fraction of the time necessary when using the lumped approach, for the same accuracy.

References

For more information on how the lossy transmission line is implemented, refer to:

[1] Roychowdhury and Pederson, "Efficient Transient Simulation of Lossy Interconnect," Design Automation Conference, 1991.

Current-Controlled Switch

* See .MODEL statement.

The current-controlled switch is a special kind of current-controlled resistor.

<*controlling V device name*>

The resistance between the <(+) *switch node* and <(-) *switch node*> depends on the current through <*controlling V device name*>.

The resistance varies continuously between **RON** and **ROFF**.

RON and **ROFF** Must be greater than zero and less than 1/GMIN.

A resistance of 1/GMIN is connected between the controlling nodes to keep them from floating. See the .OPTIONS statement (page $1-35$) for setting GMIN.

This model was chosen for a switch to try to minimize numerical problems. However, there are a few things that must be evaluated:

Using double precision numbers, the simulator can handle only a dynamic range of about 12 decades. Therefore, it is not recommended making the ratio of **ROFF** to **RON** greater than 1E+12.

Similarly, it is also not recommended making the transition region too narrow. Remembering that in the transition region the switch has gain. The narrower the region, the higher the gain and the greater the potential for numerical problems. The smallest allowed value for $|ION -IOFF|$ is $RELTOL·(MAX(|ION |, |IOFF|))+$ **ABSTOL**.

Although very little computer time is required to evaluate switches, during transient analysis the simulator must step through the transition region using a fine enough step size to get an accurate waveform. Having many transitions can produce long run times when evaluating the other devices in the circuit for many times.

In the following equations:

Switch Resistance

```
Rs = switch resistance
If: ION > IOFF
        For: Ic > ION
                Rs = <b>RON</b>For: Ic < IOFF
                Rs = ROFFFor: IOFF < Ic < IONRs = exp(Lm + 3·Lr·(Ic-Im)/(2·Id))- 2·Lr·(Ic-Im)<sup>3</sup>/Id<sup>3</sup>)
If: ION < IOFF
        For: Ic < ION
                Rs = RONFor: Ic > IOFF
                Rs = ROFFFor: IOFF > IC > IONRs = exp(Lm - 3·Lr·(lc-Im)/(2·Id))+ 2·Lr·(Ic-Im)3
/Id3
)
```
Noise

Noise is calculated assuming a one hertz bandwidth. The current-controlled switch generates thermal noise as if it were a resistor using the same resistance as the switch has at the bias point, using the following spectral power density (per unit bandwidth)

 $\mathbf{i}^2 = 4 \cdot \mathbf{k} \cdot \mathbf{T} / \mathbf{Rs}$

Subcircuit Instantiation

IGBT

General Form	Z <name> <collector> <gate> <emitter> <model name=""> + [AREA=<value>] [WB=<value>] [AGD=<value>] $+$ [KP=<value>] [TAU=<value>]</value></value></value></value></value></model></emitter></gate></collector></name>		
Examples	ZDRIVE 1 4 2 IGBTA AREA=10.1u WB=91u AGD=5.1u KP=0.381 Z231 3 2 9 IGBT27		
Model Form	. MODEL <model name=""> NIGBT [model parameters]</model>		

Figure 2-14 *IGBT Equivalent Circuit*

The equivalent circuit for the IGBT is shown in Figure 2-14. It is modeled as an intrinsic device (not as a subcircuit) and contains five dc current components and six charge (capacitive) components. An overview of the model equations is included below. This overview is not complete. For a more detailed description of the defining equations see references [1] to [4].

Device Parameters	Description	Units	Default
AGD	Gate-drain overlap area	m ²	$5.0e-6$
AREA	Area of the device	m ²	$1.0e-5$
KP	MOS transconductance	Δ/V^2	0.38
TAU	Ambipolar recombination lifetime	sec.	$7.1e-6$
WB	Metallurgical base width	m	$9.0e-5$

Table 2-34 *IGBT Device Parameters*

The general form of the IGBT syntax allows for the specification of five device parameters.

These device parameters and their associated default values are defined in previous table. The IGBT model parameters and their associated default values are defined in the table that follows. Model parameters can be extracted from data sheet information by using the Parts program. Also, a library of model parameters for commercially available IGBT's is supplied with the software.

The parameters **AGD**, **AREA**, **KP**, **TAU**, and **WB** are specified as both device and model parameters, and they cannot be used in a Monte Carlo analysis.

When specified as device parameters, the assigned values take precedence over those which are specified as model parameters. Also, as device parameters (but not as model parameters), they can be assigned a parameter value and used in conjunction with a .DC or .STEP analysis.

Model Parameters*	Description	Units	Defaul
AGD	Gate-drain overlap area	m ²	$5.0e-6$
AREA	Area of the device	m ²	$1.0e-5$
BVF	Avalanche uniformity factor		1.0
BVN	Avalanche multiplication exponent		4.0
CGS	Gate-source capacitance per unit area	F/cm ²	$1.24e-8$
COXD	Gate-drain oxide capacitance per unit area	F/cm ²	$3.5e-8$

Table 2-35 *IGBT Model Parameters*

Model Parameters*	Description	Units	Defaul t
JSNE	Emitter saturation current density	A/cm ²	$6.5e-13$
ΚF	Triode region factor		1.0
KP	MOS transconductance	A/V^2	0.38
MUN	Electron mobility	$\text{cm}^2/\text{(V-s)}$	1.5e3
MUP	Hole mobility	$\text{cm}^2/\text{(V-s)}$	4.5e2
NB	Base doping	1/cm ³	2.e14
TAU	Ambipolar recombination lifetime	sec.	$7.1e-6$
THETA	Transverse field factor	1/V	0.02
VT	Threshold voltage	V	4.7
VTD	Gate-drain overlap depletion threshold	V	$1.e-3$
WВ	Metallurgical base width	m	$9.0e-5$

Table 2-35 *IGBT Model Parameters*

* See .MODEL statement.

Equations

In the IGBT equations that follow the values are:

DC Current

The MOSFET channel current is defined for the three regions of operation as follows:

$$
I_{MOS} = \begin{cases} 0 & \text{For } V_{gs} < \text{VT} \\ \text{KF} \cdot \text{KP} \cdot \left((v_{gs} - \text{VT}) \cdot v_{ds} - \frac{\text{KF} \cdot v_{ds}^2}{2} \right) & \text{For } V_{ds} \leq (v_{gs} - \text{VT})/\text{KF} \\ \text{KF} \cdot (v_{gs} - \text{VT})^2 & \text{For } V_{ds} > (v_{gs} - \text{VT})/\text{KF} \\ \hline 2 \cdot (1 + \text{THETA} \cdot (v_{gs} - \text{VT})) & \text{For } V_{ds} > (V_{gs} - \text{VT})/\text{KF} \end{cases}
$$

The anode current is the current through the resistor R_b :

$$
I_T\,=\,\frac{V_{Ce}}{R_b}
$$

The steady-state collector current is given by:

$$
I_{\text{css}} = \begin{cases} 0 & \text{For } V_{eb} \le 0 \\ \left(\frac{1}{1+b}\right) \cdot I_T + \left(\frac{b}{1+b}\right) \cdot \left(\frac{4 \cdot D_p}{w^2}\right) \cdot Q_{eb} & \text{For } V_{eb} > 0 \end{cases}
$$

The steady-state base current is defined as follows: \mathbf{I}

$$
I_{bss} = \begin{cases} 0 & \text{For } V_{eb} \le 0 \\ \frac{Q_{eb}}{\text{TAU}} + \left(\frac{Q_{eb}^2}{Q_B}\right) \cdot \left(\frac{4 \cdot \text{NB}^2}{n_i^2}\right) \cdot (\text{JSNE} \cdot \text{AREA}) & \text{For } V_{eb} > 0 \end{cases}
$$

The avalanche multiplication current is given by:

$$
I_{mult} = (M - 1) \cdot (I_{mos} + I_{css}) + M \cdot I_{gen}
$$

Capacitance

Cgs:

$$
C_{gs} = \text{CGS} \qquad Q_{gs} = \text{CGS} \cdot V_{gs}
$$

 C_{ds} :

$$
C_{ds} = \frac{(AREA - AGD) \cdot \varepsilon_{si}}{W_{dsj}} \qquad Q_{ds} = q \cdot (AREA - AGD) \cdot NB \cdot W_{dsj}
$$

where
$$
W_{dsj} = \sqrt{\frac{2 \cdot \varepsilon_{si} \cdot (V_{ds} + 0.6)}{q \cdot NB}}
$$

 C_{dg} :

For
$$
V_{ds} < V_{gs} - \text{VID}
$$
 ,
$$
C_{dg} = \text{COXD}
$$

$$
Q_{dg} = \text{COXD} \cdot V_{dg}
$$

For
$$
V_{ds} \ge V_{gs} - VTD
$$
,

$$
\begin{aligned} C_{dg} &= \frac{C_{dgj} \cdot \text{COXD}}{C_{dgj} + \text{COXD}} \\ Q_{dg} &= \frac{q \cdot \text{NB} \cdot \epsilon_{si} \cdot \text{AGD}^2}{\text{COXD}} \Bigg(\frac{\text{COXD} \cdot W_{dgj}}{\epsilon_{si} \cdot \text{AGD}} - \log \bigg(1 + \frac{\text{COXD} \cdot W_{dgj}}{\epsilon_{si} \cdot \text{AGD}} \bigg) \Bigg) - \text{COXD} \cdot \text{VID} \end{aligned}
$$

where

$$
C_{\text{d}gj} = \frac{\text{AGD} \cdot \varepsilon_{si}}{W_{\text{d}gj}} \qquad W_{\text{d}gj} = \sqrt{\frac{2 \cdot \varepsilon_{si} \cdot (V_{\text{d}g} + \text{VTD})}{q \cdot \text{NB}}}
$$

 C_{cer} :

$$
C_{cer} = \frac{Q_{eb} \cdot C_{bcj}}{3 \cdot Q_B} \qquad C_{bcj} = \frac{\varepsilon_{si} \cdot \text{AREA}}{W_{bcj}}
$$

Cmult:

$$
C_{mult} = (M-1) \cdot C_{cer} \qquad Q_{mult} = (M-1) \cdot Q_{cer}
$$

Ceb:

$$
C_{eb} = \frac{dQ_{eb}}{dV_{eb}}
$$

References

For more information on the IGBT model, refer to:

[1] G.T. Oziemkiewicz, "Implementation and Development of the NIST IGBT Model in a SPICE-based Commercial Circuit Simulator," Engineer's Thesis, University of Florida, December 1995.

[2] A.R.Hefner, Jr., "INSTANT - IGBT Network Simulation and Transient Analysis Tool," National Institute of Standards and Technology Special Publication SP 400-88, June 1992.

[3] A.R.Hefner, Jr., "An Investigation of the Drive Circuit Requirements for the Power Insulated Gate Bipolar Transistor (IGBT)," *IEEE Transactions on Power Electronics* , Vol. 6, No. 2, April 1991, pp. 208-219.

[4] A.R.Hefner, Jr., "Modeling Buffer Layer IGBT's for Circuit Simulation," *IEEE Transactions on Power Electronics* , Vol. 10, No. 2, March 1995, pp. 111-123

Digital Devices

Overview

This chapter describes the digital devices that are supported by PSpice A/D. These devices include primitives, such as gates and flip-flops, stimulus devices which provide inputs to the simulation, and interface devices that provide A-D and D-A interfaces.

The digital primitives are used to build more complex device models, such as those found in the digital model libraries included with the simulator.

Digital Devices

The digital devices are summarized below.

Table 3-1 *Digital Device Summary*

Device Class	Type	Description
Primitives		Low-level digital devices (e.g., gates and flip-flops)
Stimuli	U	Digital stimulus generators File-based stimulus
Interface	N	Digital input device
	റ	Digital output device

Primitives are primarily used in subcircuits to model complete devices. Stimulus devices are used in the circuit to provide input for other digital devices during the simulation. Interface devices are mainly used inside subcircuits which model analog/digital and digital/analog interfaces.

Note The digital devices are part of the digital simulation feature of PSpice A/D. For more information on digital simulation and creating models, refer to your PSpice user's guide.

Digital Primitives

Digital primitives are low-level devices whose main use, often in combinations with each other, is to model off-the-shelf parts for the model library. Digital primitives should not be confused with the subcircuits in the libraries which use them. For instance, the 74LS00 subcircuit in "74ls.lib" uses a NAND digital primitive to model the 74LS00 part, but it also includes timing and interface information that makes the model adapted for use in a circuit simulation. For more information, refer to your PSpice user's guide.

This section provides a reference for each of the digital primitives supported by the simulator. The purpose of this section is to assist the designer in the creation of digital parts which are not in the model library. The references are grouped as shown in the Digital Primitives Summary, Table 3-2.

Primitive Class	Type	Description	Page Number
Standard Gates	BUF	Buffer	$3 - 12$
	INV	Inverter	
	AND	AND gate	
	NAND	NAND gate	
	OR	OR gate	
	NOR	NOR gate	
	XOR	Exclusive OR gate	
	NXOR	Exclusive NOR gate	
	BUFA	Buffer array	
	INVA	Inverter array	
	ANDA	AND gate array	
	NANDA	NAND gate array	
	ORA	OR gate array	
	NORA	NOR gate array	
	XORA	Exclusive OR gate array	
	NXORA	Exclusive NOR gate array	
	AO	AND-OR compound gate	
	OA	OR-AND compound gate	
	AOI	AND-NOR compound gate	
	OAI	OR-NAND compound gate	

Table 3-2 *Digital Primitives Summary*

3-4 Digital Devices

Primitive Class	Type	Description	Page Number
Tristate Gates	BUF3	Buffer	$3 - 15$
	INV3	Inverter	
	AND3	AND gate	
	NAND3	NAND gate	
	OR ₃	OR gate	
	NOR ₃	NOR gate	
	XOR3	Exclusive OR gate	
	NXOR3	Exclusive NOR gate	
	BUF3A	Buffer array	
	INV3A	Inverter array	
	AND3A	AND gate array	
	NAND3A	NAND gate array	
	OR ₃ A	OR gate array	
	NOR3A	NOR gate array	
	XOR3A	Exclusive OR gate array	
	NXOR3A	Exclusive NOR gate array	
Bidirectional	NBTG	N-channel transfer gate	$3 - 18$
Transfer Gates	PBTG	P-channel transfer gate	
Flip-Flops and	JKFF	J-K, negative-edge triggered	3-19
Latches	DFF	D-type, positive-edge triggered	
	SRFF	S-R gated latch	
	DLTCH	D gated latch	
Pullup and	PULLUP	Pullup resistor array	$3 - 32$
Pulldown Resistors	PULLDN	Pulldown resistor array	
Delay Lines	DLYLINE	Delay line	<u>3-33</u>

Table 3-2 *Digital Primitives Summary (continued)*

Primitive Class	Type	Description	Page Number
Programmable	PLAND	AND array	$3 - 34$
Logic Arrays	PLOR	OR array	
	PLXOR	Exclusive OR array	
	PLNAND	NAND array	
	PLNOR	NOR array	
	PLNXOR	Exclusive NOR array	
	PLANDC	AND array, true and complement	
	PLORC	OR array, true and complement	
	PLXORC	Exclusive OR array, true and complement	
	PLNANDC	NAND array, true and complement	
	PLNORC	NOR array, true and complement	
	PLNXORC	Exclusive NOR array, true and complement	
Memory	ROM	Read-only memory	<u>3-39</u>
	RAM	Random access read-write memory	$3 - 43$
Multi-Bit A/D	ADC	Multi-bit A/D converter	$3 - 47$
and D/A Converters	DAC	Multi-bit D/A converter	
Behavioral	LOGICEXP	Logic expression	$3 - 52$
	PINDLY	Pin-to-pin delay	
	CONSTRAINT	Constraint checking	

Table 3-2 *Digital Primitives Summary (continued)*

The format for specifying a digital primitive follows the general format described in the next section. Primitive-specific formats are also described which includes parameters and nodes that are specific to the primitive type.

Also listed is the specific timing model format for each primitive, along with the appropriate timing model parameters.

For example, the 74393 part provided in the model library is defined as a subcircuit composed of "U" devices as shown below.

```
subckt 74393 A CLR OA OB OC OD
+ optional: DPWR=$G_DPWR DGND=$G_DGND
+ params: MNTYMXDLY=0 IO_LEVEL=0
UINV inv DPWR DGND
+ CLR CLRBAR 
+ D0_GATE IO_STD IO_LEVEL={IO_LEVEL} 
U1 jkff(1) DPWR DGND
+ $D_HI CLRBAR A $D_HI $D_HI QA_BUF $D_NC 
+ D_393_1 IO_STD MNTYMXDLY={MNTYMXDLY}=
+ IO_LEVEL={IO_LEVEL} 
U2 jkff(1) DPWR DGND
+ $D_HI CLRBAR QA_BUF $D_HI $D_HI QB_BUF $D_NC 
+ D_393_2 IO_STD MNTYMXDLY={MNTYMXDLY} 
U3 jkff(1) DPWR DGND
+ $D_HI CLRBAR QB_BUF $D_HI $D_HI QC_BUF $D_NC 
+ D_393_2 IO_STD MNTYMXDLY={MNTYMXDLY} 
U4 jkff(1) DPWR DGND
+ $D_HI CLRBAR QC_BUF $D_HI $D_HI QD_BUF $D_NC 
+ D_393_3 IO_STD MNTYMXDLY={MNTYMXDLY} 
UBUFF bufa(4) DPWR DGND
+ QA_BUF QB_BUF QC_BUF QD_BUF QA QB QC QD 
+ D_393_4 IO_STD MNTYMXDLY={MNTYMXDLY}IO_LEVEL={IO_LEVEL} 
.ends
```
When adding digital parts to the Symbol Library, corresponding digital device models can be created by connecting U devices in a subcircuit definition similar to the one shown above. It is recommend that these be saved in a custom model file. The model files can then be configured into the model library or specified for use in a given schematic.

General Digital Primitive Format

<*primitive type*> [(<*parameter value*>*)]

The type of digital device, such as NAND, JKFF, or INV. It is followed by zero or more parameters specific to the primitive type, such as number of inputs. The number and meaning of the parameters depends on the primitive type. See the sections that follow for a complete description of each primitive type and its parameters.

<*digital power node*> <*digital ground node*>

These nodes are used by the interface subcircuits which connect analog nodes to digital nodes or vice versa. Refer to your PSpice user's guide for more information.

<*node*>* One or more input and output nodes. The number of nodes depends on the primitive type and its parameters. Analog devices, digital devices, or both can be connected to a node. If a node has both analog and digital connections, then the simulator automatically inserts an interface subcircuit to translate between logic levels and voltages. Refer to your PSpice user's guide for more information.

<*timing model name*>

The name of a timing model, which describes the device's timing characteristics, such as propagation delay and setup and hold times. Each timing parameter has a minimum, typical, or maximum value which can be selected using the optional MNTYMXDLY device parameter (described below) or the DIGMNTYMX option (see [.OPTIONS \(Analysis Options\)](#page-73-0) command on page **[1-35](#page-73-0)**). The type of the timing model and its parameters are specific to each primitive type and are discussed in the following sections. (Note that the PULLUP, PULLDN, and PINDLY primitives do not have timing models.)

<*I/O model name*>

The name of an I/O model, which describes the device's loading and driving characteristics. I/O models also contain the names of up to four DtoA and AtoD interface subcircuits, which are automatically called by the simulator to handle interface nodes. Refer to your PSpice user's guide for a more detailed description of I/O models.

Timing Models

With the exception of the PULLUP, PULLDN, and PINDLY devices, all digital primitives have a timing model which provides timing parameters to the simulator. Within a timing model, there can be one or more types of parameters: propagation delays (TP), setup times (TSU), hold times (TH), pulse widths (TW), and switching times (TSW). Each parameter is further divided into three values: minimum (MN), typical (TY), and maximum (MX). For example, the typical low-to-high propagation delay on a gate is specified as TPLHTY. The minimum data-to-clock setup time on a flip-flop is specified as TSUDCLKMN.

One or more parameters can be missing from the timing model definition. Data books do not always provide all three (minimum, typical, and maximum) timing specifications. The way the simulator handles missing parameters depends on the type of parameter.

Treatment of Unspecified Propagation Delays

Note that this discussion applies *only* to propagation delay parameters (TP). All other timing parameters, such as setup/hold times and pulse widths are handled differently, and are discussed in the following section.

Often, only the typical and maximum delays are specified in data books. If, in this case, the simulator were to assume that the unspecified minimum delay just defaults to zero, the logic in certain circuits could break down. For this reason, the simulator provides two configurable options, DIGMNTYSCALE and DIGTYMXSCALE (set using the .OPTIONS command), which are used to extrapolate unspecified propagation delays in the timing models.

The first option, DIGMNTYSCALE, is used to compute the minimum delay when a typical delay is known, using the formula

 $TPxxMN = DIGMMTYSCALE \cdot TPxxTY$

DIGMNTYSCALE defaults to the value 0.4, or 40% of the typical delay. Its value must be between 0.0 and 1.0.

The second option, DIGTYMXSCALE, is used in a similar manner to compute the maximum delay from a typical delay, using the formula

 $TPxxMX = DIGTYMXSCALE \cdot TPxxTY$

DIGTYMXSCALE defaults to the value 1.6. Its value must be greater than 1.0.

When a typical delay is unspecified, its value is derived from the minimum and/or maximum delays, in one of the following ways. If both the minimum and maximum delays are known, the typical delay is the average of these two values. If only the minimum delay is known, the typical delay is derived using the value of the DIGMNTYSCALE option. Likewise, if only the maximum delay is specified, the typical delay is derived using DIGTYMXSCALE. Obviously, if no values are specified, all three delays default to zero.

Treatment of Unspecified Timing Constraints

The remaining timing constraint parameters are handled differently than the propagation delays. Often, data books state pulse widths, setup times, and hold times as a minimum value. These parameters do not lend themselves to the extrapolation method used for propagation delays.

Instead, when one or more timing constraints are omitted, the simulator uses the following steps to fill in the missing values:

- If the minimum value is omitted, it defaults to zero.
- If the maximum value is omitted, it takes on the typical value if one was specified, otherwise it takes on the minimum value.
- If the typical value is omitted, it is computed as the average of the minimum and maximum values.

Gates

Logic gates come in two types: standard and tristate. Standard gates always have their outputs enabled, whereas tristate gates have an enable control. When the enable control is 0, the output's strength is Z and its level is X.

Logic gates also come in two forms: simple gates and gate arrays. Simple gates have one or more inputs and only one output. Gate arrays contain one or more simple gates in one component. Gate arrays allow one to work directly using parts that have several gates in one package.

The usual Boolean equations apply to these gates having the addition of the X level. The rule for X is: if an input is X, and if changing that input between one and zero would cause the output to change, then the output is also X. In other words, X is only propagated to the output when necessary. For example: 1 AND $X = X$; 0 AND $X = 0$; 0 OR $X = X$; 1 OR $X = 1$.

Standard Gates

Type	Parameters	Nodes	Description
AND	$(\langle no. of inputs \rangle)$	in*, out	AND gate
ANDA	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in*, out*	AND gate array
AO	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in*, out	AND-OR compound gate
AOI	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in*, out	AND-NOR compound gate
$\rm BUF$		in, out	Buffer
BUFA	$(\langle no. of gates \rangle)$	in*, out*	Buffer array
INV		in, out	Inverter
INVA	$(\langle no. of gates \rangle)$	in*, out*	Inverter array
NAND	$(\langle no. of inputs \rangle)$	in*, out	NAND gate
NANDA	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in*, out*	NAND gate array
NOR	$(\langle no. of inputs \rangle)$	in*, out	NOR gate
NORA	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in*, out*	NOR gate array
NXOR		$in1$, $in2$, out	Exclusive NOR gate
NXORA	$(\langle no. of gates \rangle)$	in*, out*	Exclusive NOR gate array
OA	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in*, out	OR-AND compound gate
OAI	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in*, out	OR-NAND compound gate
OR	$(\langle no. of inputs \rangle)$	in*, out	OR gate
ORA	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in*, out*	OR gate array
XOR		$in1$, $in2$, out	Exclusive OR gate
XORA	$(\langle no. of gates \rangle)$	in*, out*	Exclusive OR gate array

Table 3-3 *Standard Gate Types*

<*no. of inputs*><*no. of gates*>

The <*no. of inputs*> is the number of inputs per gate and <*no. of gates*> is the number of gates. "in*" and "out*" mean one or more nodes, whereas "in" and "out" refer to only one node.

In gate arrays the order of the nodes is: all inputs for the first gate, all inputs for the second gate, ..., output for the first gate, output for the second gate, ... In other words, all of the input nodes come first, then all of the output nodes. The total number of input nodes is <*no. of inputs*>·<*no. of gates*>; the number of output nodes is <*no. of gates*>.

A compound gate is a set of <*no. of gates*> first-level gates which each have <*no. of inputs*> inputs. Their outputs are connected to a single second-level gate. For example, the AO component has <*no. of gates*> AND gates whose outputs go into one OR gate. The OR gate's output is the AO device's output. The order of the nodes is: all inputs for the first, first-level gate; all inputs for the second, first-level gate; ...; the output of the second-level gate. In other words, all of the input nodes followed by the one output node.

Timing Model Format MODEL <timing model name> UGATE [model parameters]

Table 3-4 *Standard Gate Timing Model Parameters*

* See .MODEL statement.

Tristate Gates

3-16 Digital Devices

Table 3-5 *Tristate Gate Types*

Type	Parameters	Nodes [*]	Description
AND3	$(\langle no. \text{ of inputs} \rangle)$	in*, en, out	AND gate
AND3A	\langle <no. inputs="" of="">,\langleno. of gates>)</no.>	in*, en, out*	AND gate array
BUF3		in, en, out	Buffer
BUF3A	$(\langle no. of gates \rangle)$	in*, en, out*	Buffer array
INV3		in, en, out	Inverter
INV3A	$(\langle no. of gates \rangle)$	in [*] , en, out [*]	Inverter array
NAND3	$(\langle no. of inputs \rangle)$	in*, en, out	NAND gate
NAND3A	\langle <no. inputs="" of="">,\langleno. of gates>)</no.>	in [*] , en, out [*]	NAND gate array
NOR3	$(\langle no. \text{ of inputs} \rangle)$	in*, en, out	NOR gate
NOR3A	\langle <no. inputs="" of="">,\langleno. of gates>)</no.>	in*, en, out*	NOR gate array
NXOR3		$in1$, $in2$, en, out	Exclusive NOR gate
NXOR3A	$(\langle no. of gates \rangle)$	in [*] , en, out [*]	Excl. NOR gate array
OR ₃	$(\langle no. \text{ of inputs} \rangle)$	in [*] , en, out	OR gate
OR3A	$(\langle no. of inputs \rangle, \langle no. of gates \rangle)$	in [*] , en, out [*]	OR gate array
XOR3		$in1$, $in2$, en, out	Exclusive OR gate
XOR3A	$(\langle no. \text{ of gates} \rangle)$	in*, en, out*	Excl. OR gate array

* "in*" and "out*": One or more nodes present.
"in" and "out": Refers to only one node.

"in" and "out": Refers to only one node.
"en": Refers to the output ena Refers to the output enable node. **Timing Model Format**.MODEL <*timing model name*> UTGATE [*model parameters*]

Model Parameters	Description	Units	Default
TPLHMN	Delay: low to high, min	sec	Ω
TPLHTY	Delay: low to high, typ	sec	θ
TPLHMX	Delay: low to high, max	sec	$\mathbf{0}$
TPHLMN	Delay: high to low, min	sec	$\mathbf{0}$
TPHLTY	Delay: high to low, typ	sec	$\overline{0}$
TPHLMX	Delay: high to low, max	sec	$\boldsymbol{0}$
TPHZMN	Delay: high to Z, min	sec	$\overline{0}$
TPHZTY	Delay: high to Z, typ	sec	$\overline{0}$
TPHZMX	Delay: high to Z, max	sec	$\mathbf{0}$
TPLZMN	Delay: low to Z, min	sec	Ω
TPLZTY	Delay: low to Z, typ	sec	θ
TPLZMX	Delay: low to Z, max	sec	$\mathbf{0}$
TPZLMN	Delay: Z to low, min	sec	$\mathbf{0}$
TPZLTY	Delay: Z to low, typ	sec	$\overline{0}$
TPZLMX	Delay: Z to low, max	sec	$\mathbf{0}$
TPZHMN	Delay: Z to high, min	sec	$\mathbf{0}$
TPZHTY	Delay: Z to high, typ	sec	$\overline{0}$
TPZHMX	Delay: Z to high, max	sec	$\boldsymbol{0}$

Table 3-6 *Tristate Gate Timing Model Parameters*

* See .MODEL statement.

Bidirectional Transfer Gates

Flip-Flops and Latches

The simulator supports both edge-triggered and gated flip-flops. Edgetriggered flip-flops change state when the clock changes: on the falling edge for JKFFs, on the rising edge for DFFs. Gated flip-flops are often referred to as latches. The state of gated flip-flops follows the input as long as the clock (gate) is high. The state is "frozen" when the clock (gate) falls. Multiple flip-flops can be specified in each device. This allows direct modeling of parts which contain more than one flip-flop in a package.

Initialization

By default, at the beginning of each simulation, all flip-flops and latches are initialized to the unknown state (that is, they output an X). Each device remains in the unknown state until explicitly set or cleared by an active-low pulse on either the preset or clear pins, or until a known state is clocked in.

The X start-up state can be overridden by setting .OPTIONS DIGINITSTATE to either zero or one. If set to zero, all flip-flops and latches in the circuit are cleared. Likewise, if set to one, all such devices are preset. Any other values produce the default (X) start-up state. The DIGINITSTATE option is useful in situations where the initial state of the flip-flop is unimportant to the function of the circuit, such as a toggle flip-flop in a frequency divider.

It is important to note that if the initial state is set to zero or one, the device still outputs an X at the beginning of the simulation if the inputs would normally produce an X on the output. For example, if the initial state is set to one, but the clock is an X at time zero, Q and QBar both go to X when the simulation begins.

X-Level Handling

The truth-table for each type of flip-flop and latch is given in the sections that follow. However, how the flip-flops treat X levels on the inputs is not depicted in the truth tables because it can depend on the state of the device.

The rule is as follows: if an input is X , and if changing that input between one and zero would cause the output to change, then the output is set to X. In other words, X is only propagated to the output when necessary. For example: if Q = 0 and PresetBar = X, then $Q \rightarrow X$; but if Q = 1 and PresetBar = X, then $Q \rightarrow 1$.

Timing Violations

The flip-flop and latch primitives have model parameters which specify timing constraints such as setup/hold times and minimum pulse-widths. If these model parameter values are greater than zero, the simulator compares measured times on the inputs against the specified value. See **[Table 3-4 on page 3-14](#page-247-0)** and **[Table 3-6 on page 3-17](#page-250-0)** .

The simulator reports flip-flop timing violations as digital simulation warning messages in the ".out" file. These messages can also be viewed using the Windows version of Probe.

Edge-Triggered Flip-Flops

The simulator supports four types of edge-triggered flip-flops:

- D-type flip-flop (DFF), which is positive-edge triggered
- J-K flip-flop (JKFF), which is negative-edge triggered
- Dual-edge D flip-flop (DFFDE), which is selectively positive and/or negative edge triggered
- Dual-edge J-K flip-flop (JKFFDE), which is selectively positive and/ or negative edge triggered

- **Device Format** U<*name*> DFF (<*no. of flip-flops*>)
	- + <*digital power node*> <*digital ground node*>
	- + <*presetbar node*> <*clearbar node*> <*clock node*>
	- + <*d node 1*> ... <*d node n*>
	- + <*q output 1*> ... <*q output n*>
	- + <*qbar output 1*> ... <*qbar output n*>
	- + <*timing model name*> <*I/O model name*>
	- + [MNTYMXDLY=<*delay select value*>]
	- + [IO_LEVEL=<*interface subckt select value*>]

U<*name*> JKFF (<*no. of flip-flops*>)

- + <*digital power node*> <*digital ground node*>
- + <*presetbar node*> <*clearbar node*> <*clockbar node*>
- + <*j node 1*> ... <*j node n*>
- + <*k node 1*> ... <*k node n*>
- + <*q output 1*> ... <*q output n*>
- + <*qbar output 1*> ... <*qbar output n*>
- + <*timing model name*> <*I/O model name*>
- + [MNTYMXDLY=<*delay select value*>]
- + [IO_LEVEL=<*interface subckt select value*>]

U<*name*> DFFDE(<*no. of flip-flops*>)

- + <*digital power node*> <*digital ground node*>
- + <*presetbar node*> <*clrbar node*> <*clock node*>
- + <*positive-edge enable node*> <*negative-edge enable node*>
- + <*d node 1*> ... <*d node n*>
- + <*q output 1*> ... <*q output n*>
- + <*qbar output 1*> ... <*qbar output n*>
- + <*timing model name*> <*I/O model name*>
- + [MNTYMXDLY = <*delay select value*>]
- + [IO_LEVEL = <*interface subckt select value*>]

U<*name*> JKFFDE(<*no. of flip-flops*>) + <*digital power node*> <*digital ground node*> + <*presetbar node*> <*clrbar node*> <*clock node*> + <*positive-edge enable node*> <*negative-edge enable node*> + <*j node 1*> ... <*j node n*> + <*k node 1*> ... <*k node n*> + <*q output 1*> ... <*q output n*> + <*qbar output 1*> ... <*qbar output n*> + <*timing model name*> <*I/O model name*> + [MNTYMXDLY = <*delay select value*>] + [IO_LEVEL = <*interface subckt select value*>] Use <*no. of flip-flops*> to specify the number of flip-flops in the device. The three nodes, <*presetbar node*>, <*clearbar node*> and <*clock(bar) node*>, are common to all flip-flops in the device. The <*positive-edge enable node*> and <*negative-edge enable node*> are common to all flip-flops in the dual-edge flip-flops. **Example** U5 JKFF(1) \$G_DPWR \$G_DGND PREBAR CLRBAR CLKBAR * one JK flip-flop + J K Q QBAR + T_JKFF IO_STD U2 DFF(2) \$G_DPWR \$G_DGND PREBAR CLRBAR CLK * two DFF flip-flops + D0 D1 Q0 Q1 QBAR0 QBAR1 + T_DFF IO_STD .MODEL T_JKFF UEFF(...) ; JK Timing Model ; - see below

Timing Model Format . MODEL <timing model name> UEFF [model parameters]

Model Parameters[®]	Description	Units	Default
THDCLKMN	Hold: j/k/d after clk/clkb edge, min	sec	$\overline{0}$
THDCLKTY	Hold: j/k/d after clk/clkb edge, typ	sec	$\overline{0}$
THDCLKMX	Hold: j/k/d after clk/clkb edge, max	sec	$\boldsymbol{0}$
TPCLKQLHMN	Delay: $\text{clk}/\text{clk}b$ edge to q/qb low to hi, min	sec	$\boldsymbol{0}$
TPCLKQLHTY	Delay: clk/clkb edge to q/qb low to hi, typ	sec	θ
TPCLKQLHMX	Delay: $\text{clk}/\text{clk}b$ edge to q/qb low to hi, max	sec	$\overline{0}$
TPCLKQHLMN	Delay: clk/clkb edge to q/qb hi to low, min	sec	θ
TPCLKQHLTY	Delay: clk/clk edge to q/qb hi to low, typ	sec	0
TPCLKQHLMX	Delay: $\text{clk}/\text{clk}b$ edge to q/qb hi to low, max	sec	0
TPPCQLHMN	Delay: preb/clrb to q/qb low to hi, min	sec	$\overline{0}$
TPPCQLHTY	Delay: preb/clrb to q/qb low to hi, typ	sec	0
TPPCQLHMX	Delay: preb/clrb to q/qb low to hi, max	sec	θ
TPPCQHLMN	Delay: preb/clrb to q/qb hi to low, min	sec	0
TPPCQHLTY	Delay: preb/clrb to q/qb hi to low, typ	sec	0
TPPCQHLMX	Delay: preb/clrb to q/qb hi to low, max	sec	0
TSUDCLKMN	Setup: $i/k/d$ to clk/clkb edge, min	sec	θ
TSUDCLKTY	Setup: j/k/d to clk/clkb edge, typ	sec	0
TSUDCLKMX	Setup: j/k/d to clk/clkb edge, max	sec	$\overline{0}$
TSUPCCLKHMN	Setup: preb/clrb hi to clk/clkb edge, min	sec	θ
TSUPCCLKHTY	Setup: preb/clrb hi to clk/clkb edge, typ	sec	θ
TSUPCCLKHMX	Setup: preb/clrb hi to clk/clkb edge, max	sec	θ
TWPCLMN	Min preb/clrb width low, min	sec	$\overline{0}$
TWPCLTY	Min preb/clrb width low, typ	sec	$\boldsymbol{0}$
TWPCLMX	Min preb/clrb width low, max	sec	$\boldsymbol{0}$
TWCLKLMN	Min clk/clkb width low, min	sec	0
TWCLKLTY	Min clk/clkb width low, typ	sec	$\boldsymbol{0}$
TWCLKLMX	Min clk/clkb width low, max	sec	0
TWCLKHMN	Min clk/clkb width hi, min	sec	$\boldsymbol{0}$

Table 3-7 *Edge-Triggered Flip-Flop Timing Model Parameters*

Model Parameters[®]	Description	Units	Default
TWCLKHTY	Min clk/clkb width hi, typ	sec	0
TWCLKHMX	Min clk/clkb width hi, max	sec	$\overline{0}$
TSUCECLKMN	Setup: clock enable to clk edge, min	sec	Ω
TSUCECLKTY	Setup: clock enable to clk edge, typ	sec	Ω
TSUCECLKMX	Setup: clock enable to clk edge, max	sec	Ω
THCECLKMN	Hold: clock enable after clk edge, min	sec	Ω
THCECLKTY	Hold: clock enable after clk edge, typ	sec	θ
THCECLKMX	Hold: clock enable after clk edge, max	sec	Ω

Table 3-7 *Edge-Triggered Flip-Flop Timing Model Parameters*

Edge-Triggered Flip-Flop Truth Tables DFF and JKFF

The function tables for the DFF and JKFF primitives are given in Table 3-8 and Table 3-9.

Inputs			Outputs		
D	CLK	PRE	CLR	Q	Q
X	X	1	0	Ω	1
X	X	θ		1	0
X	X	θ	Ω	1^*	1^*
X	$\overline{0}$	1	1	Q'	\overline{Q}'
X	1	1	1	Q'	\overline{Q}'
Ω	↑	1	1	θ	1
			1	1	0

Table 3-8 *D-Type Flip-Flop (DFF) Truth Table*

* Shows an unstable condition.

Edge-Triggered Flip-Flop Truth Tables DFFDE and JKFFDE

The function tables for the DFF and JKFF primitives are given in Table 3-10 and [Table 3-11](#page-260-0).

	Inputs						Outputs
D	CLK	PENA	NENA	PRE	CLR	Q	Q
X	X	X	X	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\mathbf{1}$
X	X	X	X	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$	$\overline{0}$
X	X	X	X	$\overline{0}$	$\overline{0}$	\ast $\mathbf{1}$	1^*
$\mathbf X$	$\boldsymbol{0}$	X	X	$\mathbf{1}$	$\mathbf{1}$	Q^{\prime}	Q
X	$\mathbf{1}$	X	X	$\mathbf{1}$	$\mathbf{1}$	Q^{\prime}	\overline{Q}
$\mathbf X$	X	$\boldsymbol{0}$	$\overline{0}$	$\mathbf{1}$	$\mathbf{1}$	Q^{\prime}	Q
$\boldsymbol{0}$	\uparrow	$\mathbf{1}$	X	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	1
$\mathbf{1}$	\uparrow	$\,1$	X	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\overline{0}$
$\overline{0}$	↓	X	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	1
$\mathbf{1}$	↓	X	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\overline{0}$

Table 3-10 *Dual-Edge D Flip-Flop (DFFDE) Truth Table*

Inputs					Outputs			
J	K	CLK	PENA	NENA	PRE	CLR	Q	Q
X	X	$\mathbf X$	$\mathbf X$	$\mathbf X$	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\,1$
$\mathbf X$	$\mathbf X$	$\mathbf X$	X	$\mathbf X$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$
$\mathbf X$	X	$\mathbf X$	X	X	$\overline{0}$	$\boldsymbol{0}$	$\overline{1}^*$	1^*
$\mathbf X$	X	$\boldsymbol{0}$	$\mathbf X$	$\mathbf X$	$\mathbf{1}$	$\mathbf{1}$	Q^{\prime}	Q
$\mathbf X$	$\mathbf X$	$\mathbf{1}$	X	X	$\mathbf{1}$	$\mathbf{1}$	Q'	Q
$\mathbf X$	$\mathbf X$	$\mathbf X$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$	Q^{\prime}	\overline{Q}
$\boldsymbol{0}$	$\boldsymbol{0}$	\uparrow	$\,1$	$\mathbf X$	$\mathbf{1}$	$\mathbf{1}$	Q'	Q
$\boldsymbol{0}$	$\mathbf{1}$	\uparrow	$\mathbf{1}$	$\mathbf X$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$
$\mathbf{1}$	$\boldsymbol{0}$	\uparrow	$\,1$	$\mathbf X$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$
$\mathbf{1}$	$\mathbf{1}$	\uparrow	$\,1$	$\mathbf X$	$\mathbf{1}$	$\mathbf{1}$	Q.	$\bf Q'$
$\boldsymbol{0}$	$\boldsymbol{0}$	\downarrow	$\mathbf X$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	Q^{\prime}	Q,
$\boldsymbol{0}$	$\mathbf{1}$	\downarrow	X	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	$\,1$
$\mathbf{1}$	$\boldsymbol{0}$	\downarrow	$\mathbf X$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$
$\,1$	$\mathbf{1}$	\downarrow	X	$\,1$	$\mathbf{1}$	$\mathbf{1}$	Q'	$\bf Q'$

Table 3-11 *Dual-edge J-K Flip-Flop (JKFFDE) Truth Table*

Gated Latch

The simulator supports two types of gated latches: the S-R flip-flop (SRFF) and the D-type latch (DLTCH).

Model Parameters	Description	Units	Default
THDGMN	Hold: s/r/d after gate edge, min	sec	θ
THDGTY	Hold: s/r/d after gate edge, typ	sec	θ
THDGMX	Hold: s/r/d after gate edge, max	sec	Ω
TPDQLHMN	Delay: $s/r/d$ to q/qb low to hi, min	sec	θ
TPDQLHTY	Delay: $s/r/d$ to q/qb low to hi, typ	sec	$\boldsymbol{0}$
TPDQLHMX	Delay: $s/r/d$ to q/qb low to hi, max	sec	$\overline{0}$
TPDQHLMN	Delay: $s/r/d$ to q/qb hi to low, min	sec	0
TPDQHLTY	Delay: $s/r/d$ to q/qb hi to low, typ	sec	$\overline{0}$
TPDQHLMX	Delay: $s/r/d$ to q/qb hi to low, max	sec	0
TPGQLHMN	Delay: gate to q/qb low to hi, min	sec	$\boldsymbol{0}$
TPGQLHTY	Delay: gate to q/qb low to hi, typ	sec	0
TPGQLHMX	Delay: gate to q/qb low to hi, max	sec	$\overline{0}$
TPGQHLMN	Delay: gate to q/qb hi to low, min	sec	$\overline{0}$
TPGQHLTY	Delay: gate to q/qb hi to low, typ	sec	$\overline{0}$
TPGQHLMX	Delay: gate to q/qb hi to low, max	sec	$\overline{0}$
TPPCQLHMN	Delay: preb/clrb to q/qb low to hi, min	sec	θ
TPPCQLHTY	Delay: preb/clrb to q/qb low to hi, typ	sec	$\overline{0}$
TPPCQLHMX	Delay: preb/clrb to q/qb low to hi, max	sec	Ω
TPPCQHLMN	Delay: preb/clrb to q/qb hi to low, min	sec	$\boldsymbol{0}$
TPPCQHLTY	Delay: preb/clrb to q/qb hi to low, typ	sec	0
TPPCQHLMX	Delay: preb/clrb to q/qb hi to low, max	sec	$\overline{0}$
TSUDGMN	Setup: s/r/d to gate edge, min	sec	$\overline{0}$
TSUDGTY	Setup: $s/r/d$ to gate edge, typ	sec	$\overline{0}$
TSUDGMX	Setup: s/r/d to gate edge, max	sec	0
TSUPCGHMN	Setup: preb/clrb hi to gate edge, min	sec	$\overline{0}$
TSUPCGHTY	Setup: preb/clrb hi to gate edge, typ	sec	$\overline{0}$
TSUPCGHMX	Setup: preb/clrb hi to gate edge, max	sec	$\overline{0}$
TWPCLMN	Min preb/clrb width low, min	sec	$\overline{0}$

Table 3-12 *Gated Latch Timing Model Parameters*

Model Parameters	Description	Units	Default
TWPCLTY	Min preb/clrb width low, typ	sec	θ
TWPCLMX	Min preb/clrb width low, max	sec	θ
TWGHMN	Min gate width hi, min	sec	θ
TWGHTY	Min gate width hi, typ	sec	θ
TWGHMX	Min gate width hi, max	sec	θ

Table 3-12 *Gated Latch Timing Model Parameters (continued)*

Gated Latch Truth Tables

The function tables for the SRFF and DLTCH primitives are given in Table 3-13 and [Table 3-14](#page-264-0), below.

Inputs				Outputs		
S	R	GATE	PRE	CLR	Q	$\overline{\mathsf{Q}}$
X	X	X	1	$\overline{0}$	$\overline{0}$	$\mathbf{1}$
X	X	X	$\overline{0}$	1	1	$\overline{0}$
X	X	X	$\overline{0}$	$\overline{0}$	\ast 1	$\overline{1}^*$
X	X	θ	1	1	Q	Qʻ
$\overline{0}$	$\overline{0}$	1	1	1	\mathbf{Q}'	\overline{Q}'
$\overline{0}$	1	1	1	1	$\overline{0}$	1
1	$\overline{0}$	1	1	1	1	$\overline{0}$
1	1	1	1		$1*$	$1*$

Table 3-13 *S-R Flip-Flop (SRFF) Truth Table*

Inputs		Outputs			
D	GATE	PRE	CLR	Q	$\overline{\mathbf{Q}}$
X	X		0	0	1
X	X	0			0
X	X	0	θ	\ast 1	1^*
X	0		1	Qʻ	Qʻ
0			1	0	

Table 3-14 *D-Type Latch (DLTCH) Truth Table*

Pullup and Pulldown

The PULLUP and PULLDN primitives function as digital pullup/ pulldown resistors. They have no inputs (other than the digital power and ground nodes). Their output is a one level (pullup) or a zero level (pulldown), having a strength determined by the I/O model.

<*number of resistors*>

Specifies the number of resistors in the array.

Notice that PULLUP and PULLDN do not have Timing Models, just I/ O models.

Delay Line

The delay line device has no parameters, and only one input and one output node.

Timing Model Format .MODEL <timing model name> UDLY [model parameters]

Table 3-15 *Delay Line Timing Model Parameters*

Programmable Logic Array

The programmable logic array is made up of a variable number of inputs, which form columns, and a variable number of outputs, which form rows. Each output (row) is driven by one logic gate. The "program" for the device determines which of the inputs (columns) are connected to each gate. All of the gates in the array are the same type (e.g., AND, OR, NAND, and NOR). Commercially available ICs (PALs, GALs, PEELs, and such) can have buffers, registers, more than one array of gates, and so on, all on the same part. These would normally be combined in a library subcircuit to make the part easier to use.

There are two ways to provide the program data for Programmable Logic Arrays. The normal way is to give the name of a JEDEC format file which contains the program data. This file would normally be produced by a PLD design package, or by using PLSyn, which translates logic design information into a program for a specific programmable logic part. The other way to program the logic array is by including the program data, in order, on the device line (using the DATA=... construct).

If one of the PAL or GAL devices are being used in the model library, you will **not** need to use the Programmable Logic Array primitive directly, nor any of the model information below, since the library contains all of the appropriate modeling information. Using a PLD from the library is just like using any other logic device from the library, except that the simulator needs to know the name of the JEDEC file which contains the program for that part. A TEXT parameter name JEDEC_FILE is used to specify the file name, as shown in the following example:

X1 IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 IN9 IN10 IN11 IN12

- + IN13 IN14
- + OUT1 OUT2 OUT3 OUT4
- $+$ PAL14H4
- + TEXT: JEDEC_FILE = "myprog.jed"

This example creates a 14H4 PAL which is programmed by the JEDEC file "myprog.jed."

<*pld type*> One of the following:

PLD Type	Description
PLAND	AND array
PLANDC	AND array using true and complement columns for each input
PLNAND	NAND array
PLNANDC	NAND array using true and complement columns for each input
PLNOR	NOR array
PLNORC	NOR array using true and complement columns for each input
PLNXOR	Exclusive NOR array
PLNXORC	Exclusive NOR array using true and complement columns for each input
PLOR	OR array
PLORC	OR array using true and complement columns for each input
PLXOR	Exclusive OR array
PLXORC	Exclusive OR array using true and complement columns for each input

Table 3-16 *Programmable Logic Array Types*

<*file name text value*>

The name of a JEDEC format file which specifies the programming data for the array. The file name can be specified as a text constant (enclosed in double quotes " "), or as a text expression (enclosed in vertical bars "|"). If a FILE is specified, any programming data specified by a DATA section is ignored. The mapping of addresses in the JEDEC file to locations in the array is controlled by model parameters specified in the timing model.

<*radix flag*> One of the following:

- B binary data follows
- O octal data follows (most significant bit has the lowest address)
- X hexadecimal data follows (most significant bit has lowest address)

<*program data*> A string of data values used to program the logic array. The values start at address zero, which programs the array for the connection of the first input pin to the gate which drives the first output. A "0" specifies that the input is not connected to the gate, and a "1" specifies that the input is connected to the gate. (Initially, all inputs are not connected to any gates.) The next value programs the array for the connection of the complement of the first input to the gate which drives the first output (if this is a programmable gate having true and complement inputs) or, the second input connection to the gate which drives the first output. Each additional "1" or "0" programs the connection of the next input or its complement to the gate which drives the first output, until the connection of all inputs (and their complements) to that gate have been programmed. Data values after that, program the connection of inputs to the gate driving the second output, and so on.

> The data values must be enclosed in dollar signs ("\$"), but can be separated by spaces or continuation lines.

The example below defines a 3-to-8 line decoder. The inputs are IN1 (MSB), IN2, and IN3 (LSB). If the inputs are all low, OUT0 is true. If IN1 and IN2 are low and IN3 is high, then OUT1 is true, and so on. The programming data has been typed in as an array, so that it is easier to read. The comments above the columns identify the true and false (complement) inputs, and the comments at the end of the line identify the output pin which is controlled by that gate. (Note, the simulator does not process any of these comments—they just help make the programming data readable.)

Timing Model Format .MODEL <timing model name> UPLD [model parameters]

Table 3-17 *Programmable Logic Array Timing Model Parameters*

Model Parameters[*]	Description	Units	Default
COMPOFFSET	JEDEC file mapping: address of complement of first input and first gate program		

Model Parameters	Description	Units	Default
INSCALE	JEDEC file mapping: amount the JEDEC file address	std	1
	changes for each new input pin	true/cmp	2
OFFSET	JEDEC file mapping: address of first input and first gate program		θ
OUTSCALE	JEDEC file mapping: amount the JEDEC file address	std	\langle no. of inputs \rangle
	changes for each new output pin (gate)	true/cmp	$2 * . of inputs>$
TPHLMN	Delay: in to out, hi to low, min	sec	θ
TPHLTY	Delay: in to out, hi to low, typ	sec	θ
TPHLMX	Delay: in to out, hi to low, max	sec	θ
TPLHMN	Delay: in to out, low to hi, min	sec	$\overline{0}$
TPLHTY	Delay: in to out, low to hi, typ	sec	θ
TPLHMX	Delay: in to out, low to hi, max	sec	$\overline{0}$

Table 3-17 *Programmable Logic Array Timing Model Parameters (continued)*

Read Only Memory

Example

The following example defines a 4-bit by 4-bit to 8-bit multiplier ROM.

```
UMULTIPLY ROM(8, 8) \qquad \qquad ; 8 \text{ address bits, } 8outputs
     + $G_DPWR $G_DGND;digital power supply and ground
     + ENABLE ; enable node
     + AIN3 AIN2 AIN1 AIN0 ; the first 4 bits of 
     address
     + BIN3 BIN2 BIN1 BIN0 ; the second 4 bits of 
     address
     + OUT7 OUT6 OUT5 OUT4 OUT3 OUT2 OUT1 OUT0 ; the outputs
     + ROM_MDL ; the Timing Model name
     + IO_STD ; the I/O MODEL name
     + DATA=X$ ; the programming data
     * B input value:
* 0 12 3 4 5 67 8 9A BC D EF
+ 00 0000 000000 000000 0000 000000 0000; A = 0
+ 00 0102 030405 060708 090A 0B0C0D 0E0F; A = 1
+ 00 0204 06080A 0C0E10 1214 16181A 1C1E; A = 2
 + 00 0306 090C0F 121518 1B1E 212427 2A2D; A = 3
+ 00 0408 0C1014 181C20 2428 2C3034 383C; A = 4
+ 00 050A 0F1419 1E2328 2D32 373C41 464B; A = 5
 00 060C 12181E 242A30 363C 42484E 545A; A = 6
+ 00 070E 151C23 2A3138 3F46 4D545B 6269; A = 7
+ 00 0810 182028 303840 4850 586068 7078; A = 8
+ 00 0812 1B242D 363F48 515A 636C75 7E87; A = 9
+ 00 0A14 1E2832 3C4650 5A64 6E7882 8C96; A = A
+ 00 0B16 212C37 424D58 636E 79848F 9AA5; A = B
+ 00 0C18 24303C 485460 6C78 84909C A8B4; A = C
+ 00 0D1A 273441 4E5B68 7582 8F9CA9 B6C3; A = D
+ 00 0E1C 2A3846 546270 7E8C 9AA8B6 C4D2; A = E
+ 00 0F1E 2D3C4B 5A6978 8796 A5B4C3 D1E1$; A = F
.MODEL ROM_MDL UROM(...); ROM Timing Model definition - see below
```
<*file name text value*>

Model Parameters	Description	Units	Default
TPADHMN	Delay: address to data, low to hi, min	sec	θ
TPADHTY	Delay: address to data, low to hihi-Z, typ	sec	$\boldsymbol{0}$
TPADHMX	Delay: address to data, low to hi, max	sec	θ
TPADLMN	Delay: address to data, hi to low, min	sec	$\boldsymbol{0}$
TPADLTY	Delay: address to data, hi to low, typ	sec	$\mathbf{0}$
TPADLMX	Delay: address to data, hi to low, max	sec	$\boldsymbol{0}$
TPEDHMN	Delay: enable to data, hi-Z to hi, min	sec	θ
TPEDHTY	Delay: enable to data, hi-Z to hi, typ	sec	$\boldsymbol{0}$
TPEDHMX	Delay: enable to data, hi-Z to hi, max	sec	$\boldsymbol{0}$
TPEDLMN	Delay: enable to data, hi-Z to low, min	sec	θ
TPEDLTY	Delay: enable to data, hi-Z to low, typ	sec	$\boldsymbol{0}$
TPEDLMX	Delay: enable to data, hi-Z to low, max	sec	$\mathbf{0}$
TPEDHZMN	Delay: enable to data, hi to hi-Z, min	sec	θ
TPEDHZTY	Delay: enable to data, hi to hi-Z, typ	sec	$\overline{0}$
TPEDHZMX	Delay: enable to data, hi to hi-Z, max	sec	$\boldsymbol{0}$
TPEDLZMN	Delay: enable to data, low to hi-Z, min	sec	θ
TPEDLZTY	Delay: enable to data, low to hi-Z, typ	sec	$\boldsymbol{0}$
TPEDLZMX	Delay: enable to data, low to hi-Z, max	sec	$\mathbf{0}$

Table 3-18 *Read Only Memory Timing Model Parameters*

Random Access Read-Write Memory

<*initialization data*>

A string of data values used to initialize the RAM. The values start at address zero, first output bit. The next bit specifies the next output bit, and so on until all of the output bits for that address have been specified. Then the output values for the next address are given, and so on.

The data values must be enclosed in dollar signs ("\$"), but can be separated by spaces or continuation lines.

The initialization of a RAM using the DATA=... construct is the same as the programming of a ROM. See [Read Only Memory](#page-272-0) section on page **[3-39](#page-272-0)** on the ROM primitive for an example.

Timing Model Format . MODEL <timing model name> URAM (<model parameters>*)

The RAM has separate read and write sections, using separate data and enable pins, and shared address pins. To write to the RAM, the address and write data signals must be stable for the appropriate setup times, then write enable is raised. It must stay high for at least the minimum time, then fall. Address and data must remain stable while write enable is high, and for the hold time after it falls. Write enable must remain low for at least the minimum time before changing.

To read from the RAM, raise read enable, and the outputs change from Z (high impedance) to the appropriate value after a delay. The address can change while read enable is high, and if it does, the new data is available at the outputs after the delay.

Nothing prevents both the read and write enable from being true at the same time, although most real devices would not allow this. The new value from the write is sent to the read data outputs on the falling edge of write enable.

Model Parameters	Description	Units	Defaul t
TPADHMN	Delay: address to read data, low to hi, min	sec	$\mathbf{\Omega}$
TPADHTY	Delay: address to read data, low to hi, typ	sec	$\mathbf{0}$
TPADHMX	Delay: address to read data, low to hi, max	sec	0
TPADLMN	Delay: address to read data, hi to low, min	sec	0
TPADLTY	Delay: address to read data, hi to low, typ	sec	0
TPADI MX	Delay: address to read data, hi to low, max	sec	$\mathbf{\Omega}$

Table 3-19 *Random Access Memory Timing Model Parameters*

Model Parameters	Description	Units	Defaul t
TPERDHMN	Delay: read enable to read data, hi- Z to hi, min	sec	Ω
TPERDHTY	Delay: read enable to read data, hi- Z to hi, typ	sec	Ω
TPERDHMX	Delay: read enable to read data, hi- Z to hi, max	sec	0
TPERDLMN	Delay: read enable to read data, hi- Z to low, min	sec	0
TPERDLTY	Delay: read enable to read data, hi- Z to low, typ	sec	0
TPERDLMX	Delay: read enable to read data, hi- Z to low, max	sec	0
TPERDHZMN	Delay: read enable to read data, hi to hi-Z, min	sec	Ω
TPERDHZTY	Delay: read enable to read data, hi to hi-Z, typ	sec	0
TPERDHZMX	Delay: read enable to read data, hi to hi-Z, max	sec	0
THAEWTY	Min hold time: write enable fall to address change, typ	sec	Ω
THAEWMX	Min hold time: write enable fall to address change, max	sec	Ω
THDEWMN	Min hold time: write enable fall to data change, min	sec	0
THDEWTY	Min hold time: write enable fall to data change, typ	sec	0
THDEWMX	Min hold time: write enable fall to data change, max	sec	0
THAEWMN	Min hold time: write enable fall to address change, min	sec	0
TPERDLZMN	Delay: read enable to read data, low to hi-Z, min	sec	0
TPERDLZTY	Delay: read enable to read data, low to hi-Z, typ	sec	0
TPERDLZMX	Delay: read enable to read data, low to hi-Z, max	sec	0

Table 3-19 *Random Access Memory Timing Model Parameters*

Model Parameters	Description	Units	Defaul t
TSUDEWMN	Min setup time: data to write enable rise, min	sec	Ω
TSUDEWTY	Min setup time: data to write enable rise, typ	sec	Ω
TSUDEWMX	Min setup time: data to write enable rise, max	sec	Ω
TSUAEWMN	Min setup time: address to write enable rise, min	sec	$\overline{0}$
TSUAEWTY	Min setup time: address to write enable rise, typ	sec	Ω
TSUAEWMX	Min setup time: address to write enable rise, max	sec	Ω
TWEWHMN	Min width: enable write hi, min	sec	Ω
TWEWHTY	Min width: enable write hi, typ	sec	0
TWEWHMX	Min width: enable write hi, max	sec	$\mathbf{0}$
TWFWI MN	Min width: enable write low, min	sec	Ω
TWEWLTY	Min width: enable write low, typ	sec	Ω
TWEWLMX	Min width: enable write low, max	sec	0

Table 3-19 *Random Access Memory Timing Model Parameters*

Multi-Bit A/D and D/A Converter

The simulator provides two primitives to model analog-to-digital converters and digital-to-analog converters: the ADC and the DAC. These two primitives simplify the modeling of these complex mixedsignal devices.

Multi-Bit Analog-to-Digital Converter

Model Parameters	Description	Units	Default
TPCSMN	Propagation delay: rising edge of convert to rising edge of status, min	sec	Ω
TPCSTY	Propagation delay: rising edge of convert to rising edge of status, typ	sec	Ω
TPCSMX	Propagation delay: rising edge of convert to rising edge of status, max	sec	$\overline{0}$
TPDSMN	Propagation delay: data valid to falling edge of status, min	sec	$\overline{0}$
TPDSTY	Propagation delay: data valid to falling edge of status, typ	sec	$\overline{0}$
TPDSMX	Propagation delay: data valid to falling edge of status, max	sec	Ω
TPSDMN	Propagation delay: rising edge of status to data valid, min	sec	Ω
TPSDTY	Propagation delay: rising edge of status to data valid, typ	sec	Ω
TPSDMX	Propagation delay: rising edge of status to data valid, max	sec	$\overline{0}$

Table 3-20 *Multi-Bit A/D Converter Timing Model Parameters*

Figure 3-1 *ADC Primitive Device Timing*

DATA refers to both the data and over-range signals. The Convert pulse can be any width, including zero. If the propagation delay between the rising edge of the Convert signal and the Status signal (tpsd) is zero, the data and over-range do not go to unknown but directly to the new value. There is a resistive load from <*ref node*> to <*gnd node*>, and from <*in node*> to <*gnd node*>, of 1/GMIN.

The voltage at <*in node*> and <*ref node*> with respect to <*gnd node*> is sampled starting at the rising edge of the Convert signal, and ending when the Status signal becomes high. This gives a sample aperture time of tpcs plus any rising time for Convert. If, during the sample aperture, the output calculated having the minimum <*ref node*> voltage and maximum <*in node*> voltage is different from the output calculated having the maximum <*ref node*> voltage and minimum <*in node*> voltage, the appropriate output bits are set to the unknown state and a warning message is printed in the output file.

The output is the binary value of the nearest integer to

$$
\frac{V(in, gnd)}{V(ref, gnd)} \cdot 2^{nbits}
$$

If this value is greater than $2^{n\text{bits}}-1$, then all data bits are 1, and over-range is 1. If this value is less than zero, then all data bits are zero, and overrange is 1.

Multi-Bit Digital-to-Analog Converter

Timing Model Format .MODEL <timing model name> UDAC [model parameters]

DAC Primitive Device Timing

The DAC is a zero impedance voltage source from <*out node*> to <*gnd node*>. The voltage is

 $V (ref, gnd) \cdot \frac{(binary \ value \ of \ inputs)}{2^{nbits}}$

There is a resistance of 1/GMIN between <*ref node*> and <*gnd node*>.

If any inputs are unknown (X) , the output voltage is halfway between the output voltage if all the "X" bits were "1" and the output voltage if all the "X" bits were "0." When an input bit changes, the output voltage changes linearly to the new value during the switching time.

Behavioral Primitives

The simulator offers three primitives to aid in the modeling of complex digital devices: the *Logic Expression, Pin-to-Pin Delay*, and *Constraint Checker* primitives. These devices are distinct from other primitives in that they allow data-sheet descriptions to be specified more directly, allowing a one-to-one correspondence using the function diagrams and timing specifications.

The *Logic Expression* primitive, LOGICEXP, uses "free-format" logic expressions to describe the functional behavior device.

The *Pin-To-Pin Delay* primitive, PINDLY, describes propagation delays using sets of rules based on the activity on the device inputs.

The *Constraint Checker* primitive, CONSTRAINT allows a listing of timing rules such as setup/hold times, and minimum pulse widths. When a violation occurs, the simulator issues a message indicating the time of the violation and its cause.

Logic Expression

The LOGICEXP primitive allows combinational logic to be expressed in an equation-like style, using standard logic operators, node names, and temporary variables.

As in other expressions, parenthesis (...) can be used to group subexpressions. Note that these logic operators can also be used in Probe trace definitions.

Timing Model Format .MODEL <timing model name> UGATE [model parameters]

The LOGICEXP primitive uses the same timing model as the standard gate primitives, UGATE.

See the **[Table 3-4 on page 3-14](#page-247-0)** for the list of UGATE model parameters.

Simulation Behavior

When a LOGICEXP primitive is evaluated during a transient analysis, the assignment statements using in it are evaluated in the order they were specified in the netlist. The logic expressions are evaluated using no delay. When the result is assigned to an output node, it is scheduled on that output pin using the appropriate delay specified in the timing model.

Internal feedback loops are not allowed in expressions. That is, an expression cannot reference a value which has yet to be defined. However, external feedback is allowed if the output node also appears on the list of input nodes.

This example models the functionality of the 74181 Arithmetic/Logic Unit. The logic for the entire part is contained in just one primitive. Timing would be handled by the PINDLY and CONSTRAINT primitives. Refer to any major device manufacturer's data book for a detailed description of the operation of the 74181.
```
U74181 LOGICEXP( 14, 8 ) DPWR DGND
+ A0BAR A1BAR A2BAR A3BAR B0BAR B1BAR B2BAR B3BAR S0 S1 S2 S3 M CN
+ LF0BAR LF1BAR LF2BAR LF3BAR LAEQUALB LPBAR LGBAR LCN+4
+ D0_GATE IO_STD
+
+ LOGIC:
*
* Intermediate terms:
*
+ I31 = { ~((B3BAR & S3 & A3BAR) | (A3BAR & S2 & ~B3BAR)) }
+ I32 = { ~((~B3BAR & S1) | (S0 & B3BAR) | A3BAR ) }
+
+ I21 = { ~((B2BAR & S3 & A2BAR) | (A2BAR & S2 & ~B2BAR)) }
+ I22 = { ~((~B2BAR & S1) | (S0 & B2BAR) | A2BAR ) }
+
+ I11 = { ~((B1BAR & S3 & A1BAR) | (A1BAR & S2 & ~B1BAR)) }
+ I12 = { ~((~B1BAR & S1) | (S0 & B1BAR) | A1BAR ) }
+
+ I01 = { ~((B0BAR & S3 & A0BAR) | (A0BAR & S2 & ~B0BAR)) }
+ I02 = { ~((~B0BAR & S1) | (S0 & B0BAR) | A0BAR ) }
+
+ MBAR = { ~\sim M }
+ P = { I31 & I21 & I11 & I01 }
*
* Output Assignments
*
+ LF3BAR = {(I31 & ~I32) ^
     \sim ( (I21 & I11 & I01 & Cn & MBAR) | (I21 & I11 & I02 & MBAR ) |
+ (I21 & I12 & MBAR) | (I22 & MBAR) )}
+
+ LF2BAR = \{(121 \& \sim 122) ^
+ ~( (I11 & I01 & Cn & MBAR) | (I11 & I02 & MBAR) |
+ (I12 & MBAR) ) }
+
+ LF1BAR = {(I11 & ~I12) ^ ~( (Cn & I01 & MBAR) | 
+ (I02 & MBAR) ) }
+
+ LF0BAR = { (101 \& -102) ^ ~(MBAR \& Cn) }
+
+ LGBAR = { ~( I32 | (I31 & I22) | (I31 & I21 & I12) | 
+ (I31 & I22 & I11 & I02) ) }
+
+ LCN+4 = \{ \simLGBAR | (P & Cn) }
+ LPBAR = \{\sim P\}+ LAEQUALB = { LF3BAR & LF2BAR & LF1BAR & LF0BAR }
```
Pin-to-Pin Delay

The pin-to-pin (PINDLY) primitive is a general mechanism which allows the modeling of complex device timing. It can be thought of as a set of delay-lines (paths) and rules describing how to associate specific amounts of delay using each path.

A PINDLY primitive is used in the output path of a device model, typically at the output pins of a subcircuit definition. A single PINDLY primitive can model the timing and output characteristics of an entire part, including tristate behavior.

PINDLY primitives are expressed and evaluated in a manner similar to the LOGICEXP primitive, except in this case a *delay expression* is "assigned" to each output. Whenever an output path undergoes a transition, its delay expression is evaluated to determine the propagation delay which is to be applied to that change.

A delay expression can contain one or more rules that determine which activity on the part's inputs is responsible for the output change, for example "is the output changing because the clock changed or the data changed?" This allows device models to be derived directly from data sheets, which typically specify propagation delays based on which input is changing. The PINDLY primitive uses its *reference* inputs to determine the logic state and recent transitions on nodes which are not in the output path.

Pin-to-pin delay modeling is much simpler compared to earlier methods, in which input-to-output delays had to be distributed among the lowlevel primitives used to model the device. The latter method can require a great deal of trial and error because manufacturer's data sheets do not provide a one-to-one association between the logic diagram and the timing specifications.

PINDLY primitives can also contain constraints such as setup/hold, width, and frequency specifications, like those supported by the CONSTRAINT primitive. When used in the PINDLY primitive, these constraints allow the simulator to propagate hazard conditions and report violations in subsequent logic.


```
Comments The PINDLY primitive can be viewed as four buffers, IN1 to OUT1
                   through IN4 to OUT4, and three reference nodes which are used by the 
                   output delay rules. The figure shows how the reference nodes can be 
                   used in one or more set of delay rules. In this case, REF1 and REF2 are 
                   used by the delay rules for OUT2, and REF3 is used by the delay rules 
                   for OUT1 and OUT4. The figure also shows that OUT2 and OUT3 can 
                   share the same delay rules. The remainder of the format description 
                   describes how to create delay rules.
```
BOOLEAN: Marks the beginning of a section of one or more <*boolean assignments*>, which define temporary variables that can be used in subsequent <*delay expressions*>. BOOLEAN sections can appear in any order within the PINDLY primitive. A <*boolean assignment*> has the following form:

<*boolean variable*> = { <*boolean-expression*> }

<*boolean variable*>

Can be any name which follows the node name rules.

<*boolean expression*>

A 'C'-like, infix-notation expression which returns the boolean value TRUE or FALSE. Like all other expressions, <*boolean expressions*> must be surrounded by curly braces {...}. They can span one or more lines by using the '+' continuation character in the first column position. The boolean operators are listed below from highest-to-lowest precedence.

Boolean Expression Operators

All boolean operators take the following boolean values as operands:

- Previously assigned <*boolean variables*>
- • *Reference functions* (defined below)
- *Transition functions* (defined below)
- <*boolean constants*>: TRUE, FALSE

In addition, the "==" and "!=" operators take logic values, such as <*input nodes*> and <*logic constants*>. This allows for a check of the values on nodes, for example "CLEAR == '1" returns TRUE if the current level on the node CLEAR is a logic one and FALSE otherwise.

Reference Functions

Reference functions are used to detect changes (transitions) on <*reference nodes*> or <*input nodes*>. All reference functions return boolean values, and therefore can be used within any <*boolean*

expression>. Following is the list of available reference functions and their arguments:

```
CHANGED( <node>, <delta time> )
CHANGED_LH( <node>, <delta time> )
CHANGED_HL( <node>, <delta time> )
```
The CHANGED function returns TRUE if the specified <*node*> has undergone any state transition within the past <*delta time*>, prior to the current simulation time; otherwise it returns FALSE.

Similarly, CHANGED_LH returns TRUE if <*node*> has specifically undergone a low-to-high transition within the past <*delta time*>; FALSE otherwise. Note that CHANGED_LH only looks at the *most recent* (or current) transition. It cannot, for example, determine if $0 \rightarrow 1$ occurred two transitions ago.

Finally, CHANGED HL is similar to CHANGED LH, but checks for high-to-low transitions.

If a <*delta time*> is specified zero, the reference functions return TRUE if the node has changed at the current simulation time. This allows all of the functionality of a device to be modeled in zero delay so that the total delay through the device can be described using the delay expressions.

Transition Functions

Transition functions are used to determine the state change occurring on the *changing output*, that is, the <*output node*> for which the <*delay expression*> is being evaluated. Like reference functions, transition functions return boolean values. However, they differ from reference functions in that transition functions take no arguments, since they implicitly refer to the *changing output* at the *current time*. The transition functions are of the general form:

TRN_*pn*

where *p* is the "previous" state value and *n* is the "new" state value. State values are taken from the set ${L H Z \$. Where appropriate, the "\$" can be used to signify "don't care," e.g., a TRN_H\$ matches a transition from "H" to ANY state. Rising states automatically map to High, and Falling states automatically map to Low.

As a term in any boolean expression, for example, TRN LH takes on a TRUE value if the *changing output* is propagating a change from zero to one.

Following is the complete set of transition functions.

TRN_LH TRN_LZ TRN_L\$ TRN_HL TRN_HZ TRN_H\$ TRN_ZL TRN_ZH TRN_Z\$ TRN_\$L TRN _\$H TRN_\$Z

- **Note** The TRN_pZ and TRN_Zn functions return true only if it is used within a TRISTATE section, described below. Although opencollector outputs also transition to a high-impedance Z (instead of H), most data books describe propagation times on open-collector outputs as TPLH or TPHL. Therefore, open-collector output devices should use TRN_LH and TRN_HL, and tristate output devices should use TRN_LZ, TRN_HZ, TRN_ZL, and TRN_ZH.
- PINDLY: Marks the beginning of a section of one or more <*delay assignments*>, which are used to associate propagation delays using the PINDLY primitive's outputs. <*delay assignments*> are of the form:

<*output node*>* = { <*delay expression*> }

The arguments to the CASE function are pairs of <*boolean expression*s> and <*delay expression*s>, followed by a final default <*delay expression*>. <*boolean expressions*> (described above) can contain <*boolean values*>, reference functions, and transition functions.

When the CASE function is evaluated, each <*boolean expression*> is evaluated in order of appearance until one produces a TRUE result. When this occurs, the <*delay expression*> it is paired with the result of the CASE function, and the evaluation of the CASE is ended. If none of the <*boolean expressions*> return a TRUE result, the value of the *final* <*delay expression*> is used. Because it is possible for all <*boolean expressions*> to evaluate FALSE, the default delay value *must* be supplied. Note that each argument to the CASE function must be separated by commas.

```
+ BOOLEAN:
+ CLOCK = { CHANGED_LH( CLK, 0 ) }
+ PINDLY:
+ QA QB QC QD = {
+ CASE ( 
+ CLOCK & TRN_LH, DELAY(-1,13ns,24ns),
+ CLOCK & TRN_HL, DELAY(-1,18ns,27ns),
+ CHANGED_HL( CLRBAR,0), DELAY(-1,20ns,28ns),
+ DELAY(-1,20ns,28ns) ; Default 
+ )
+ }
```
This example describes the delays through a four-bit counter. It shows how rules can be defined to precisely isolate the cause of the output change. In this example, the boolean variable CLOCK is being defined. It is TRUE whenever the reference input CLK changes from low-to-high at the current simulation time. This is only true if the device functionality is modeled in zero delay.

The four outputs QA through QD all share the same delay expression. The CASE is used to specify different delays when the device is counting or clearing. The first two rules define delays when the device is counting (CLK changing low-to-high); the first when the output (QA through QD) is going from low-to-high, the second from high-to-low.

use the standard output (PINDLY) while others use the tristate output. (Delay values have been omitted.)

Example

```
U1 PINDLY(3,1,2) $G_DPWR $G_DGND
+ IN1 IN2 IN3
+ ENA
 + REF1 REF2
+ OUT1 OUT2 OUT3
 + IO_MODEL
+ TRISTATE:
+ENABLE LO = ENA
+OUT1 = {+CASE(
+CHANGED(REF1, 0) & TRN_LH, DELAY(...), 
+CHANGED(REF2, 0), DELAY(...),
+TRN_ZL, DELAY(\ldots),
+...
 +)
+}
+OUT3 = {+CASE(
+TRN LZ, DELAY(\ldots),
+TRN_HZ, DELAY( \ldots ),
+...
+)
+}
+ PINDLY:
+OUT2 = {
+CASE(
+CHANGED(REF1,0),DELAY(...),
+...
+)
+}
 IN1
REF1
REF2
ENA
                     Delay Rules \leftarrow OUT1
 IN3 \rightarrow \rightarrow \rightarrow \rightarrow Delay Rules
 IN2 \longrightarrow Delay Rules \longrightarrow OUT2
                                    OUT3
```
- **1** Each CONSTRAINT clause operates independently of all others within a device.
- **2** By default, for violations involving <*input node*>, the message tag propagates to the <*output node*> having positional correspondence.
- **3** By default, for violations involving <*reference node*>, the message tag propagates to ALL <*output node*>s.
- **4** The default behavior can be overridden by use of one of the following statements, which can appear anywhere within any constraint clause proper: AFFECTS (#OUTPUTS) = <*output node*> { ... } AFFECTS_ALL
- **5** AFFECTS NONE is always the default for the GENERAL constraint.

```
SETUP-HOLD: Marks the beginning of a constraint specification. These
WIDTH: constructs have the same syntax as those used in the
3-75).
```
GENERAL: When a PINDLY primitive is used, the constraint specifications allow the simulator to not only report timing violations, but also to track the effects of the violations in downstream logic. This allows more serious persistent hazards to be reported. This behavior differs from the CONSTRAINT primitive, which only reports timing violations.

PINDLY Primitive Simulation Behavior

A PINDLY primitive is evaluated whenever any of its <*input nodes*> or <*enable nodes*> change. The <*input node*> is positionally associated using its corresponding <*output node*>. The BOOLEAN statements up to the output assignment are evaluated first, then the appropriate PINDLY or TRISTATE <*delay expression*> which has been assigned to the changing <*output node*> is evaluated. The changing input's state is then applied to the output, using its delay value.

The following PINDLY primitive models the timing behavior of a 74LS160A counter. This example is derived directly from the device model in the model library.

```
Example ULS160ADLY PINDLY(5,0,4) DPWR DGND
              + RCO QA QB QC QD; Inputs
              + CLK LOADBAR ENT CLRBAR; Reference nodes
              + RCO_O QA_O QB_O QC_O QD_O; Outputs
              + IO_LS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
              ++ BOOLEAN:
              + CLOCK = { CHANGED_LH(CLK,0) }
              + CNTENT = { CHANGED(ENT,0) }
              ++ PINDLY:
              + QA_O QB_O QC_O QD_O = {
              + CASE(
               + CLOCK & TRN_LH, DELAY(-1,13NS,24NS),
              + CLOCK & TRN_HL, DELAY(-1,18NS,27NS),
               + CHANGED_HL(CLRBAR,0), DELAY(-1,20NS,28NS),
              + DELAY(-1,20NS,28NS); Default
              + )
              + }
              +
              + RCO = {
              + CASE(
              + CNTENT, DELAY(-1,9NS,14NS),
              + CLOCK & TRN_LH, DELAY(-1,18NS,35NS),
              + CLOCK & TRN_HL, DELAY(-1,18NS,35NS),
              + DELAY(-1,20NS,35NS); Default
              + )
              + }
```
Constraint Checker

The syntax of the <*boolean expression*> is the same as that defined in the PINDLY primitive reference, having the exception that transition functions have no meaning within the CONSTRAINT primitive.

SETUP_HOLD:

Marks the beginning of a setup/hold constraint specification, which has the following format:

- + SETUP_HOLD:
- + CLOCK <*assertion edge*> = <*input node*>
- + DATA (<*no. of data inputs*>) = <*input node j*> ... <*input node k*>
- + [SETUPTIME = <*time value*>]
- + [HOLDTIME = <*time value*>]
- + [RELEASETIME = <*time value*>]
- + [WHEN {<*boolean expression*>}]
- + [MESSAGE = "<*additional message text*>"]
- + [ERRORLIMIT = <*value*>]
- + [AFFECTS_ALL | AFFECTS_NONE |
- + AFFECTS (#OUTPUTS) = <*output-node-list*>]
- **Note** One or more sections can be specified in any order. Note that AFFECTS clauses are only allowed in PINDLY primitives.

CLOCK defines the node to be used as the reference for setup/hold/ release specification. <*assertion edge*> is one of "LH" or "HL," and specifies which edge of the CLOCK node the setup/hold time is measured against. The CLOCK node must be specified.

DATA defines one or more nodes to be the nodes whose setup/hold time is being measured. At least one DATA node must be specified.

SETUPTIME defines the minimum time that all DATA nodes must be stable prior to the <*assertion edge*> of the clock. The <*time value*> must be a nonnegative constant or expression, expressed in seconds. Some devices have different setup time requirements which depend on whether the data is a low or a high at the time of the clock change. In this case, one or both of the following can be used:

SETUPTIME_LO = <*time value*> SETUPTIME_HI = <*time value*>

instead of SETUPTIME, which defines both low- and high-level specifications. If one or both SETUPTIME_xx specifications is zero, the simulator does not perform a setup check for that data level.

HOLDTIME defines the minimum time that all DATA nodes must be stable after the <*assertion edge*> of the clock. The <*time value*> must be a nonnegative constant or expression, expressed in seconds. Some devices have different hold time requirements which depend on whether the data is a low or a high at the time of the clock change. In this case, one or both of the following can be used:

HOLDTIME_LO = <*time value*> HOLDTIME_HI = <*time value*>

instead of HOLDTIME, which defines both low- and high-level specifications. If one or both HOLDTIME_xx specifications is zero, the simulator does not perform a hold check for that data level.

RELEASETIME specifications cause the simulator to perform a specialpurpose setup check. In a data sheet, release time (also called recovery time) specifications refer to the minimum time a signal (such as "CLEAR") can go inactive *before* the active CLOCK edge. In other words, release times refer to the position of a specific data *edge* in relation to the clock edge. For this reason, one or both of the following can be used:

RELEASETIME_LH = <*time value*> RELEASETIME_HL = <*time value*>

instead of RELEASETIME, which defines both LH- and HL-edge specifications. The <*time value*> must be a nonnegative constant or expression, expressed in seconds.

The difference between the release-time checker and the setup-time checker is that simultaneous CLOCK/DATA changes are never allowed in the release-time check. That is, a nonzero hold time is assumed, even though the HOLDTIME is not specified. This feature allows the data

sheet values to be specified for release-times directly in a model. For this reason, release times are usually given alone, and not in conjunction with SETUPTIME or HOLDTIME specifications.

Simulation Behavior

The sequence of setup/hold/release checks begins when the CLOCK node undergoes the specified LH or HL transition. At that time, the WHEN expression is evaluated. If the result is TRUE, all checks using nonzero specifications are performed for during this clock cycle. If the result is FALSE, then no setup, hold, or release checks are performed. The WHEN expression is used in device models to block the reporting of violations when the device is not "listening" to the DATA inputs, such as during a clearing function.

The simulator performs setup-time checks when the CLOCK node undergoes an <*assertion edge*>. If the HOLDTIME specification is zero, simultaneous CLOCK/DATA transitions are allowed, however the previous value of DATA is still checked for setup-time. If the HOLDTIME is not zero, simultaneous CLOCK/DATA transitions are reported as a HOLDTIME violation.

The simulator performs hold-time checks on any DATA node that changes *after* the <*assertion edge*> on the CLOCK node. If the SETUPTIME is zero, simultaneous CLOCK/DATA changes are allowed, and the next transition on DATA which occurs before the nonasserting clock edge is checked for a hold-time violation.

The simulator performs release-time checks when the CLOCK node undergoes an <*assertion edge*>. Simultaneous CLOCK/DATA transitions are not allowed, and is flagged as a violation.

If either the CLOCK or DATA node is unknown (X) at the time of a check, no violation is reported for that node. This reduces the number of unnecessary warning messages: an X being clocked into a device is usually a symptom of another problem which has already been reported.

The sequence ends when the CLOCK node undergoes the "other" (nonasserting) edge. At this time, any violations which occurred during that clock cycle are reported. (This makes it possible for violations to appear out of time-order in the ".out" file.)

WIDTH: Marks the beginning of a minimum pulse-width constraint specification, which has the following format:

- + WIDTH:
- + NODE = <*input node*>
- $+$ [MIN HI = \times *time value* $>$]
- $+$ [MIN LO = \times *time value* $>$]
- + [WHEN {<*boolean expression*>}]
- + [MESSAGE = "<*additional message text*>"]
- + [ERRORLIMIT = <*value*>]
- + [AFFECTS_ALL | AFFECTS_NONE |
- + AFFECTS (#OUTPUTS) = <*output-node-list*>]
- **Note** One or more sections can be specified in any order. Note that AFFECTS clauses are only allowed in the PINDLY primitive.

NODE defines the input node whose pulse width is to be checked.

MIN HI specifies the minimum time that the *<input node*> can remain at a high (1) logic level. The <*time value*> must be a nonnegative constant or expression, expressed in seconds. If not specified, MIN_HI defaults to 0, meaning that any width HI pulse is allowed.

MIN_LO likewise specifies the minimum time that the <*input node*> can remain at a low (0) logic level. The <*time value*> must be a nonnegative constant or expression, expressed in seconds. If not specified, MIN_LO defaults to 0, meaning that any width LO pulse is allowed.

At least one instance of MIN HI or MIN LO must appear within a WIDTH specification.

FREQ: Marks the beginning of a frequency constraint specification, which has the following format:

- $+$ FREQ:
- + NODE = <*input node*>
- + [MINFREQ = <*frequency value*>]
- + [MAXFREQ = <*frequency value*>]
- + [WHEN { <*boolean expression*> }]
- + [MESSAGE "<*additional message text*>"]
- + [ERRORLIMIT = <*value*>]
- + [AFFECTS_ALL | AFFECTS_NONE |
- + AFFECTS (#OUTPUTS) = <*output-node-list*>]

Note One or more sections can be specified in any order. Note that AFFECTS clauses are only allowed in the PINDLY primitive.

NODE defines the input node whose frequency is to be checked.

MINFREQ specifies the minimum frequency allowed on <*input node*>. The <*frequency value*> must be a nonnegative floating point constant or expression, expressed in hertz.

MAXFREQ specifies the maximum frequency allowed on <*input node*>. The <*frequency value*> must be a nonnegative floating point constant or expression, expressed in hertz.

At least one of MINFREQ or MAXFREQ must be specified within a FREQ specification.

Simulation Behavior

When performing a MINFREQ check, the simulator reports a violation whenever the duration of a period on the <*input node*> is greater than 1/ <*frequency value*>. Likewise, when performing a MAXFREQ check, it reports a violation whenever any period is less than 1/<*frequency value*. To avoid large numbers of violations, the simulator does not report subsequent violations until *after a valid* cycle occurs.

Note that the use of *maximum* FREQ specifications provides a slightly different functionality from that achieved by use of *minimum* pulsewidth checks: in the FREQ specification case, the *duty-cycle* characteristic of the signal is not measured or constrained in any way, whereas the pulse-width check effectively defines the allowable *dutycycle*.

Some clocked state-storage device specifications include information about maximum clock frequency, but omit *duty-cycle* information.

GENERAL: Marks the beginning of a general condition test. GENERAL constraints have the following form:

+ GENERAL:

- + WHEN { <*boolean expression*> }
- + MESSAGE = "<*message text*>"
- + [ERRORLIMIT = <*value*>]
- + [AFFECTS_ALL | AFFECTS_NONE |
- + AFFECTS (#OUTPUTS) = <*output-node-list*>]
- **Note** One or more sections can be specified in any order. Note that AFFECTS clauses are only allowed in the PINDLY primitive. The default for the GENERAL constraint is AFFECTS_NONE.

WHEN is used to define a boolean expression, which can describe arbitrary signal relationships that represent the "error" or condition of interest.

MESSAGE defines the message to be reported by the simulation whenever the WHEN expression evaluates TRUE. The <*message text*> must be a text constant (enclosed by double quotes " ") or a text expression.

Simulation Behavior

The <*boolean expression*> is evaluated whenever the CONSTRAINT primitive is evaluated, that is, whenever any of its inputs undergo a transition. If the result is TRUE, the simulator produces a header containing the time of the occurrence, followed by the <*message text*>.

General Notes

Any or all of the constraint specifications (SETUP_HOLD, WIDTH, FREQ, GENERAL) can appear, in any order, within a CONSTRAINT primitive. Further, more than one constraints of the same type can appear (such as two WIDTH specifications). Each of the constraint specifications is evaluated whenever any inputs to the CONSTRAINT primitive instance change.

All constraint specifications can optionally include a WHEN statement, which is interpreted as "only perform the check when result of <*boolean expression*> == TRUE." The WHEN statement is required in the GENERAL constraint.

Each constraint type (SETUP_HOLD, WIDTH, FREQ, and GENERAL) has an associated "built-in" message. In addition, each instance can include a MESSAGE specification, which takes a text constant (enclosed in double quotes " ") or text expression. The <*additional message text*> is appended to the end of the internallygenerated, type-specific message which is output whenever a violation occurs. The MESSAGE clause is *required* for the GENERAL constraint device.

All of the constraint specifications can accept an optional ERRORLIMIT specification. The <*value*> must be a nonnegative constant or expression. The default <*value*> is obtained from the value of the DIGERRDEFAULT (set using the .OPTIONS command,) which defaults to 20. A value of zero is interpreted as "infinity", i.e., no limit. When more than \langle *value* $>$ violations of the associated constraint have occurred, no further message output is generated *for that constraint checker;* other checkers within the CONSTRAINT primitive that have not exceeded their own ERRORLIMITs continue to operate.

During simulation, if the total number of digital violations reported exceeds the value given by DIGERRLIMIT (set using the .OPTIONS command,) the simulation is halted. DIGERRLIMIT defaults to "infinity."

This CONSTRAINT primitive below was derived from the 74LS160A device in the model library. It demonstrates how all of the timing checks can be performed by a single primitive.

Example

```
ULS160ACON CONSTRAINT(10) DPWR DGND
+ CLK ENP ENT CLRBAR LOADBAR A B C D EN
+ IO_LS
+ FREQ:
+ NODE = CLK
+ MAXFREQ = 25MEG
+ WIDTH:
+ NODE = CLK
+ MIN_LO = 25NS
+ MIN_HI = 25NS
+ WIDTH:
+ NODE = CLRBAR
+ MIN_LO = 20NS
+ SETUP_HOLD:
+ DATA(1) = LOADBAR
+ CLOCK LH = CLK
+ SETUPTIME = 20NS
+ HOLDTIME = 3NS
+ WHEN = { CLRBAR!='0 }
+ SETUP_HOLD:
+ DATA(2) = ENP ENT
+ CLOCK LH = CLK
+ SETUPTIME = 20NS
+ HOLDTIME = 3NS
+ WHEN = \{ CLRBAR!='0 & (LOADBAR!='0 ^
CHANGED(LOADBAR,0)) 
+ & CHANGED(EN,20NS) }
+ SETUP_HOLD:
+ DATA(4) = A B C D
+ CLOCK LH = CLK
+ SETUPTIME = 20NS
+ HOLDTIME = 3NS
+ WHEN = \{ CLRBAR!='0 & (LOADBAR!='1 ^
CHANGED(LOADBAR,0)) }
+ SETUP_HOLD:
+ DATA(1) = CLRBAR
+ CLOCK LH = CLK
+ RELEASETIME_LH = 25NS
```
Stimulus Devices

Stimulus devices apply digital waveforms to a node. Their purpose is to provide the input to a digital circuit or a digital portion of a mixed circuit. They play the same role in the digital simulator that the independent voltage and current sources (V and I devices) do in the analog simulator.

There are two types of stimulus devices: the stimulus generator (STIM), which uses a simple command to generate a wide variety of waveforms; and the file stimulus (FSTIM), which obtains the waveforms from an external file.

Unlike digital primitives, stimulus devices do not have a Timing Model. This is similar to the analog V and I devices: the timing characteristics are described by the device itself, not in a separate model.

Stimulus Generator

Otherwise, the units default to seconds.

Absolute/Relative Times

Stimulus Generator Examples

Example One

The first example creates a simple reset signal, which could be used to set or clear a flip-flop at the beginning of a simulation. The node, named Reset, is set to a level zero at time zero nanoseconds, and to a Z (high impedance) at 20 ns.

This is useful when the Reset node is being driven by another device which does not reset the flip-flop at time zero. By using the library I/O model named IO_STM, the stimulus generator drives with a high strength, and thus overpowers the other output. By outputting a Z for the duration of the simulation, the stimulus generator cannot affect the node.

Example Two

OUT₁

0s

The second example is a simple example of a clock stimulus which pulses every 5 nanoseconds. It has one output node, OUT1, and the format is represented in binary notation. This example specifies the time as relative to the previous step. IO_STM is an I/O model for stimulus devices and is available in the "dig_io.lib" library file which comes with the digital simulation feature.

```
UEx2 STIM( 1, 1 ) $G_DPWR $G_DGND Out1 IO_STM
+ 0s 0; At time=0 initialize Out1 ; to zero.
+ REPEAT FOREVER;repeats loop indefinitely
+ +5ns 1 ;5ns later Out1 is set to 1
+ +5ns 0 ;5ns later Out1 is set to 0
+ ENDREPEAT
```
 $20ns$

Time

 $30ns$

 $40ns$

 $10ns$

Example Three

The third example illustrates the use of the timestep; a cycle is equal to one nanosecond:

Time

 $6nS$

 $8ns$

 $10ns$

 $4ns$

 $2ns$

Example Four

The fourth example has four output nodes. The values of the nodes at each transition are in hexadecimal notation. This is because the <*format array*> is set to 4, meaning <*value*> is one digit representing the value of four nodes. Both the absolute and relative timing methods are used, but, at the start of execution, the simulation converts all absolute values to relative values based on the time of the command and the current step size. The timestep is equal to one nanosecond, setting the cycle to one nanosecond:

```
UEx4 STIM( 4, 4 ) $G_DPWR $G_DGND IN1 IN2 IN3 IN4 
+ IO_STM TIMESTEP=1ns
+ 0s 0 ; At time=0 seconds, all nodes are set to 0.
+ LABEL=STARTLOOP
+ 10C 1 ; At time=10NS, IN1, IN2, & IN3 are set to 0 and IN4 
          ;is set to 1.
+ +5NS 0 ; 5NS later, all nodes are set to 0.
+ 20NS A ; At time=20NS, nodes IN1 & IN3 are set to 1 and 
          ;nodes IN2 & 
          ; IN4 are to 0.
+ +5NS 0 ; 5NS later, all nodes are set to 0.
+ 30C GOTO STARTLOOP 1 TIMES ; At time=30NS, execute the 
          ;first statement of the loop without 
           ;a further delay."1 TIMES" causes the logic to loop
           ; 1 time, actually executing the loop twice.
+ +10C 1 ; After the logic falls through the loop 
          ;the second 
           ; time and then waiting 10 additional cycles 
          ; (or 10 nanoseconds), 
   ;IN1, IN2, & IN3 are set to 0 and IN4 is set to 1.
```
Example four produces the following transitions. Note how all of the time values are calculated relative to the previous step:

 ; 1 TIMES statement, but did **not** execute it ; since it was already completed one time. 6.00E-08 = 0001 ;At 10C=1ns * 10=10ns later we ;execute the ;last statement.

Example Five

The fifth example illustrates the use of the "INCR BY" command used to increment the value of the 16 bit bus:

UEx5 STIM (16, 4444) \$G_DPWR \$G_DGND + 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 + IO STM TIMESTEP = 10ns + 0s 0000 ; At time=0 seconds, all nodes are set to 0. + LABEL=STARTLOOP + 10c INCR BY 0001 ; At 100ns, increment bus by 1. + 20c GOTO STARTLOOP UNTIL GE 000A ; If the bus value ;is less ; than 10, branch back to STARTLOOP and ; execute the line following the ; label without a further delay. 7 76 $\overline{9}$ 0s $0.2us$ $0.4*us*$ $0.6*u*$ 0.8_u 1.0_u $1.2us$ Time

Bus

Example Six

The sixth example has seven output nodes: 1, 2, 3, 4, 5, 6, and 7. The <*format array*> specifies the notation (1=binary, 3=octal, or 4=hex) used to define the output of those seven nodes. The first two output signals are defined in binary, the next four are in hexadecimal, and the last one is in binary. In this example, at

time equal to one nanosecond, the value of 0070 creates the bit pattern 0001110 on the output nodes. The first two zeros correspond to outputs one and two, the 0111 (7 in hex) corresponds to output signals 3 through 6, and the last zero is the value of output signal 7.

File Stimulus

The file stimulus device, FSTIM, allows the digital stimuli to be obtained from a file. This is often useful if the number of stimuli is very large, or if the inputs to one simulation come from the output of another simulation (or even from another simulator). To make the discussion of the FSTIM device more meaningful, the stimulus file format is discussed first.

Stimulus File Format

The stimulus file has a simple format which allows outputs from other simulators, or the simulation output file, to be used with little modification. The file consists of two sections: the *header*, which contains a list of signal names, and the *transitions*, which is one or more lines containing the transition time and columns of values. The header and transitions must be separated by at least one blank line. Below is a simple example of the stimulus file format.

```
Example * Header, containing signal names (standard comments are
                * allowed)
               Clock, Reset, In1, In2; four signal names
                * Beginning of the transitions - note the blank line
                0 0000 ; values are in binary
               10ns 1100
                20ns 0101
                30ns 1110
                40ns 0111
```
Header Format

```
[TIMESCALE=<value>]
<signame 1>...<signame n>...
OCT(<signame bit 3> ... <signame lsb>) ...
HEX(<signame bit 4> ... <signame lsb>) ...
```
The header consists of the list of signal names and an optional TIMESCALE value. The signal names can be separated by commas, spaces, or tabs. The list can span several lines, but must **NOT** include the "+" continuation character. The signal names listed correspond to the columns of values in the order that they are listed. Up to 255 signals can be listed in the header, however a maximum of 300 characters are allowed per line.

The OCT and HEX radix functions allows three or four signals to be grouped, respectively, into a single octal or hexadecimal digit in the columns of values. Note that exactly three signals must be included inside the parentheses in the OCT function, and that exactly four signals must be included in the HEX function. Signal names listed without the radix functions default to binary values.

The following example shows the use of the HEX radix function.

```
Example Clock Reset In1 In2
                HEX(Addr7 Addr6 Addr5 Addr4) HEX(Addr3 Addr2 Addr1 Addr0)
                ReadWrite
                0 0000 00 0; spaces can be used to group values
                10n 1100 4E 0
                20n 0101 4E 1
                30n 1110 4E 1
                40n 0111 FF 0
```
In this example, there are four binary signals, followed by two occurrences of the HEX radix function, followed by a single binary signal. In the list of transitions following the header, there are seven values which correspond, in order, to the list of signals.

The optional TIMESCALE assignment is used to scale the time values in the transitions. The TIMESCALE assignment must be on a separate line. If unspecified, TIMESCALE defaults to 1.0. See <*time*> below for more information on the use of TIMESCALE.

Transition Format

<*time*> <*value*>*

Rising R R Falling F F

When the *<value* > in a HEX or OCT column is a number, the simulator converts the number to binary and assigns the appropriate logic value of each bit (either zero or one) to the signals inside the radix function. The bits are assigned msb to lsb. When the <*value*> is X, Z, R, or F, all

signals in the radix function take on that value. Note that there can be no "falling" value in a HEX column because "F" is used as a numeric value.

The following example shows the use of TIMESCALE and relative <time> values.

Example TIMESCALE=10ns ; must appear on separate line Clock, Reset, In1, In2 HEX(Addr7 Addr6 Addr5 Addr4) HEX(Addr3 Addr2 Addr1 Addr0) ReadWrite 0 0000 00 0 1 110R 4E 0 ; transition occurs at 10ns 2 0101 4E 1 + 3 1111 4E 1 ; transition occurs at 50ns 7 011F C3 0 ; transition occurs at 70ns 8 11X0 C3 1

File Stimulus Device

The file stimulus device, FSTIM, is used to access one or more signals inside a stimulus file. More than one FSTIM device can access the same file. An FSTIM device can even refer to the same signal as another FSTIM device. Any number of stimulus files can be used during a simulation.

<# *outputs*> Specifies the number of nodes driven by this device.

<*digital power node*> <*digital ground node*>

These nodes are used by the interface devices which connect analog nodes to digital nodes or vice versa. Refer to the *Circuit Analysis User's Guide* for more information.

<*node*>* One or more node names which are output by the file stimulus. The number of nodes specified must be the same as <# *outputs*>.

<*I/O model name*> The name of an I/O model, which describes the driving characteristics of

The first example references a file named "dig1.stm." This file must have a signal named IN1.

Example U1 FSTIM(1) \$G DPWR \$G DGND + IN1 IO_STM FILE=DIG1.STM

The second example references "dig2.stm." This file would have to have signals named AD3 through AD0. These are mapped, in order, to the nodes ADDR3 through ADDR0, which are driven by this device.

```
U2 FSTIM(4) $G_DPWR $G_DGND 
+ ADDR3 ADDR2 ADDR1 ADDR0 
+ IO_STM
+ FILE = DIG_2.STM
+ SIGNAMES = AD3 AD2 AD1 AD0
```
In the third example, the FSTIM device references the file "flipflop.stm."

```
U3 FSTIM(4) $G_DPWR $G_DGND 
+ CLK PRE J K
+ IO_STM
+ FILE = FLIPFLOP.STM
+ SIGNAMES = CLOCK PRESET
```
The contents of "flipflop.stm" are shown below:

```
J K PRESET CLEAR CLOCK
0 0 0 010
10ns 0 0 111
.
.
.
```
In this example, the first two nodes, CLK and PRE, reference the signals named CLOCK and PRESET in the stimulus file. The last two nodes, J and K, directly reference the signals named J and K in the file, and therefore do not need to be listed in SIGNAMES. Note that the order of the SIGNAMES on the FSTIM device does not need to match the order of the names listed in the header of the stimulus file. It is not required that every signal in the file be referenced by an FSTIM device. In the example above, the signal named CLEAR is not referenced. One, several, or all signals in a stimulus file can be referenced by one or more FSTIM devices.
Input/Output Model

Each digital device in the circuit must reference an I/O model. The I/O model describes the device's loading and driving characteristics. It also contains the names of up to four AtoD and DtoA subcircuits that the simulator calls to handle interface nodes.

I/O models are common to device families. For example, of the digital devices in the model library, there are only four I/O Models for the entire 74LS family: IO_LS, for standard inputs and outputs; IO_LS_OC, for standard inputs and open-collector outputs; IO_LS_ST, for schmitt trigger inputs and standard outputs; and IO_LS_OC_ST, for schmitt trigger inputs and open-collector outputs. This is in contrast to timing models, which are unique to each device in the library.

Model Form .MODEL <*I/O* model name> UIO [model parameters]

Table 3-22 *Input/Output Model Parameters*

UIO Model Parameters	Description	Units	Default
DtoA4	Name of level 4 DtoA interface subcircuit		DtoADefault
INLD	Input load capacitance	farad	$\overline{0}$
INR	Input leakage resistance	ohm	30 Kohm
OUTLD	Output load capacitance	farad	$\overline{0}$
TPWRT	Pulse width rejection threshold	sec	same as propagation delay
TSTOREMN	Minimum storage time for net to be. simulated as a charge	sec	1.0 msec
TSWHL1	Switching time high to low for DtoA1	sec	0
TSWHL ₂	Switching time high to low for DtoA2	sec	0
TSWHL3	Switching time high to low for DtoA3	sec	0
TSWHL4	Switching time high to low for DtoA4	sec	Ω
TSWLH1	Switching time low to high for DtoA1	sec	0
TSWLH ₂	Switching time low to high for DtoA2	sec	Ω
TSWLH3	Switching time low to high for DtoA3	sec	θ
TSWLH4	Switching time low to high for DtoA4	sec	0

Table 3-22 *Input/Output Model Parameters (continued)*

INLD and OUTLD are used in the calculation of loading capacitance, which factors into the propagation delay. Refer to your PSpice user's guide for more information.

DRVH and DRVL are used to determine the strength of the output. Refer to your PSpice user's guide for more information.

DRVZ, INR, and TSTOREMN are used to determine which nets should be simulated as charge storage nets.

AtoD1 through AtoD4 and DtoA1 through DtoA4 are used to hold the names of interface subcircuits. Note that INLD and AtoD1 through AtoD4 do not apply to stimulus generators because they have no input nodes. Refer to your PSpice user's guide for more information.

The switching times (TSWLHn and TSWHLn) are subtracted from a device's propagation delay on the outputs which connect to interface nodes. This compensates for the time it takes the DtoA device to change its output voltage from its current level to that of the switching threshold. By subtracting the switching time from the propagation delay, the analog signal reaches the switching threshold at the correct time (that is, at the exact time of the digital transition). The values for these model parameters should be obtained by measuring the time it takes the analog output of the DtoA (using a nominal analog load attached) to change to the switching threshold after its digital input changes. If the switching time is larger than the propagation delay for an output, no warning is issued, and a delay of zero is used. Note that the switching time parameters are not used when the output drives a digital node.

DIGPOWER specifies the name of the power supply subcircuit the simulator calls for when an AtoD or DtoA interface is created. The default value is DIGIFPWR, which is the power supply subcircuit used by the TTL and CMOS device libraries.

For more information on how to change the default power supplies, refer to your PSpice user's guide*.*

Digital/Analog Interface Devices

The simulator provides two devices for converting digital logic levels to analog voltages or vice versa. These devices are at the heart of the interface subcircuits found in "dig_io.lib". These devices also provide the Digital Files interface for interfacing using external logic simulators.

Digital Input (N Device)

The digital input device is used to translate logic levels (typically 1s, 0s, Xs, Zs, Rs, and Fs) into representative voltage levels using series resistances. These voltages and resistances model the output stage of a logic device (like a 74LS04) and hence form a "digital input" to the analog circuit. The logic level information can come from two places: The digital simulator, or a file. (The file can be created by hand, or can be an output file from an external logic simulator.)

Model Form .MODEL <model name> DINPUT [model parameters]

Model Parameters	Description	Units	Defaul f.
CHI	Capacitance to high level node	farad	0
CLO	Capacitance to low level node	farad	$\overline{0}$
FILE	Digital input file name (Digital Files only)		
FORMAT	Digital input file format (Digital Files only)		1
SONAME	State "0" character abbreviation		
SOTSW	State "0" switching time	sec	
SORLO	State "0" resistance to low level node	ohm	
SORHI	State "0" resistance to high level node	ohm	
S1NAME	State "1" character abbreviation		
S1TSW	State "1" switching time	sec	
S ₁ RLO	State "1" resistance to low level node	ohm	
S ₁ RHI	State "1" resistance to high level node	ohm	
S2NAME	State "2" character abbreviation		
S2TSW	State "2" switching time	sec	
S ₂ RLO	State "2" resistance to low level node	ohm	
S ₂ RHI	State "2" resistance to high level node	ohm	
S19NAME	State "19" character abbreviation		
S19TSW	State "19" switching time	sec	
S ₁₉ RLO	State "19" resistance to low level node	ohm	
S ₁₉ RHI	State "19" resistance to high level node	ohm	
TIMESTEP	Digital input file step-size (Digital Files only)	sec	1E-91

Table 3-23 *Digital Input Model Parameters*

* See .MODEL statement.

The general form for a digital input device, and some of the model parameters, are different for devices which are "driven" from a file, and those which are "driven" by the digital simulation feature. The digital simulation inserts digital input devices *automatically* when a digital device's output is connected to an analog component. The automatic insertion of digital input devices is discussed in the *Circuit Analysis User's Guide*. Examples of the devices which are inserted can be found in the "dig_io.lib" library file.

Note For more information on using the digital input device to simulate mixed analog/digital systems refer to your PSpice user's guide.

As shown in Figure 3-2, the digital input device is modeled as a time varying resistor from <*low level node*> to <*interface node*>, and another time varying resistor from <*high level node*> to <*interface node*>. Each of these resistors has an optional fixed value capacitor in parallel: CLO and CHI. When the state of the digital signal changes, the values of the resistors change (exponentially) from their present values to the values specified for the new state over the switching time specified by the new state. Normally the low and high level nodes would be attached to voltage sources which would correspond to the highest and lowest logic levels. (Using two resistors and two voltage levels, any voltage between the two levels can be created at any impedance. **Figure 3-2** *Digital Input Model*

For a digital simulation driven digital input, the parameters

DGTLNET = <*digital net name*> <*digital I/O model name*>

must be specified. Refer to your PSpice user's guide for more information on digital I/O models. The digital net *must not* be connected to any analog devices, otherwise the automatic analog/digital interface process disconnects the digital input device from the digital net.

Digital simulation can send states named "0," "1," "X," "R," "F," and "Z" to a digital input device. The simulation stops if the digital simulation sends a state which is not modeled (does not have SnNAME, SnTSW, SnRLO, and SnRHI specified) to a digital input device.

The initial state of a digital simulation driven digital input is controlled by the bias point solution of the analog/digital system. It is sometimes necessary to override this solution (for example, an oscillator which contains both analog and digital parts). The optional parameter

IS = <*initial state name*>

can be used to do this. The digital input remains in the initial state until the digital simulation value changes from its TIME=0 value.

The model parameters FILE, FORMAT, and TIMESTEP are not used by digital simulation driven digital input devices, and only the FILE parameter is used for VIEW*sim* A/D driven digital inputs. For file driven digital inputs the FILE parameter defines the name of the file to be read, and the FORMAT parameter defines the format of the data in that file. The TIMESTEP parameter defines the conversion between the digital simulation's integer timing tick numbers and the simulation's floatingpoint time values:

tick number \cdot TIMESTEP = seconds

Note Tick number must be an integer.

For a file driven or VIEW*sim* A/D driven digital input, the DGTLNET parameter must not be specified, but the optional parameter

SIGNAME = <*digital signal name*>

is used to specify the name of the digital signal in the file (or the digital net name in VIEW*sim* A/D). If no SIGNAME is given, then the portion of the device name after the leading N identifies the name of the digital signal.

The parameter

IS=<*initial state name*>

can be used as described above to override the initial (TIME=0) values from the file.

The file name "DGTLPSPC" is used with VIEW*sim* A/D to tell the simulator to get digital state values from the VIEW*sim* A/D interface, rather than a file.

Any number of digital input models can be specified, and both file driven and digital simulation driven digital inputs can be used in the same circuit. Different digital input models can reference the same file, or different files. If the models reference the same file, the file must be specified in the same way, or unpredictable results occur. For example, if the default drive is C:, then one model should not have FILE=C:TEST.DAT if another has FILE=TEST.DAT.

For diagnostic purposes, the state of the digital input can be viewed in Probe by specifying B(N*xxx*). The value of B(N*xxx*) is 0.0 if the current state is S0NAME, 1.0 if the current state is S1NAME, and so on through 19.0. B(N*xxx*) cannot be specified on a .PRINT, .PLOT, or .PROBE line. (For digital simulation, the digital window of Probe provides a better way to look at the state of the digital net connected to the digital input.)

Digital Output (O Device)

The digital output device is used to translate analog voltages into digital logic levels (typically "1," "0," "X," "R," or "F"). The conversion of a voltage into a logic level, models the input stage of a logic device (like a 74LS04) and hence forms a "digital output" from the analog circuit. The logic level information can go to two places: the digital simulation, or a file. (The file can simply be inspected manually, or can be used as a stimulus file for an external logic simulator.)

Model Form .MODEL <model name> DOUTPUT [model parameters]

Table 3-24 *Digital Output Model Parameters*

* See .MODEL statement.

The general form for a digital output device, and some of the model parameters, are different for devices which "drive" a file (or VIEW*sim* A/D), and those which "drive" the digital simulation feature. The digital simulation inserts digital output devices *automatically* when a digital device's input is connected to an analog component. The automatic insertion of digital output devices is discussed in your PSpice user's guide, and examples of the devices which are inserted can be found in the "dig_io.lib" library file.

Note For more information on using the digital output device to simulate mixed analog/digital systems, refer to your PSpice user's guide.

As shown in Figure 3-3, the digital output device is modeled as a resistor and capacitor, of the values specified in the model statement, connected between <*interface node*> and <*reference node*>. At times which are integer multiples of TIMESTEP, the "state" of the device node is determined and written to the specified file. **Figure 3-3** *Digital Output Model*

The process of converting the input node voltage to a logic state begins by first obtaining the difference in voltage between the <*interface node*> and the <*reference node*>. The DOUTPUT model defines a voltage range, form SxVLO to SxVHI, for each state. If the input voltage is within the range defined for the current state, no state change occurs. Otherwise, the simulator searches forward through the model, starting at the current state, to find the next state whose voltage range contains the input voltage. This state then becomes the new state. When the end of the list (S19) is reached, the simulator wraps around to S0 and continues.

If the entire model has been searched and no valid voltage range has been found, the simulator generates a simulation warning message. Further if the O device is interfacing at the digital simulator, and the SXNAME parameter has not been specified in the model, the simulator uses the state whose voltage range is closed to the input voltage. Otherwise it uses SXNAME as the new state.

This "circular" state searching mechanism allows hysteresis to be modeled directly. The following model statement models the input thresholds of a 7400 series TTL Schmitt-trigger input. Notice that the 0.8 volt overlap between the "0" state voltage range and the "1" state voltage range.

Starting from the "0" state, a positive-going voltage must cross 1.7 volts to get out of the "0" state's voltage range. The next state which contains that voltage is "1." Once there, a negative-going voltage must go below 0.9 volts to leave the "1" state's range. Since no further states are defined, the simulator wraps around back to state "0," which contains the new voltage

For a digital output driving digital simulation, the parameters

DGTLNET = <*digital net name*> <*digital I/O model name*>

must be specified. Refer to your PSpice user's guide for more information on digital I/O models. The digital net *must* not be connected to any analog devices, otherwise the automatic analog/digital interface process disconnects the digital output device from the analog net.

For interfacing using digital simulation, the state names must be "0," "1," "X," "R," "F," or "Z" ("Z" is usually not used however, since "high impedance" is not a voltage level). Other state names cause the simulator

to stop if they occur; this includes the state "?" which occurs if the voltage is outside all the ranges specified.

The model parameters TIMESCALE, FILE, CHGONLY, and FORMAT are **not** used for digital outputs which drive digital simulation, but the TIMESTEP is used. The TIMESTEP value controls how accurately the analog simulator tries to determine the exact time at which the node voltage crosses a threshold.

To be sure that the transition time is accurately determined, the analog simulator has to evaluate the analog circuit at intervals no larger than TIMESTEP when a transition is about to occur. The default value for TIMESTEP is 1ns, or 1/DIGFREQ (a .OPTIONS option) if it is larger. In many circuits, this is a much greater timing resolution than is required, and some analog simulation time can be saved by increasing the TIMESTEP value.

For digital outputs which write files, or drive VIEW*sim* A/D, the parameter

SIGNAME = <*digital signal name*>

can be used to specify the name written to the file of the digital signal (or for VIEW*sim* A/D, the name of the VIEW*sim* net). If SIGNAME is not specified, then the portion of the device name after the leading O identifies the name of the digital signal.

For digital outputs which write files, the FILE parameter defines the name of the file to be written, and the FORMAT parameter defines the format of the data written to that file.

The file name "PSPCDGTL" is used with VIEW*sim* A/D to tell the simulator to send the digital state values to the VIEW*sim* A/D interface, rather than a file. For VIEW*sim* A/D, the parameters FORMAT and CHGONLY are ignored.

The state of each device is written to the output file at times which are integer multiples of TIMESTEP. The "time" that is written is the integer

time = TIMESCALE·TIME/TIMESTEP

TIMESCALE defaults to 1, but if digital simulation is using a very small timestep compared to the analog simulation timestep, it can speed up the simulation to increase the value of both TIMESTEP and TIMESCALE. This is because the simulator must take timesteps no greater than the digital TIMESTEP size when a digital output is about to change, in order to accurately determine the exact time that the state changes. The value of TIMESTEP should therefore be the time resolution required at the analog-digital interface. The value of TIMESCALE is then used to adjust the output time to be in the same units as digital simulation uses.

For example, if a digital simulation using a timestep of 100 ps is being run, but the circuit has a clock rate of 1us, setting TIMESTEP to 0.1us should provide enough resolution. Setting TIMESCALE to 1000 scales the output time to be in 100 ps units.

If CHGONLY $= 1$, only those timesteps in which a digital output state changes are written to the file.

Any number of digital output models can be specified, and both file writing and digital simulation driving digital outputs can be used in the same circuit. Different digital output models can reference the same file, or different files. If the models reference the same file, the file must be specified in the same way, or unpredictable results occur. For example, if the default drive is C:, then one model should not have FILE=C:TEST.DAT if another has FILE=TEST.DAT.

For diagnostic purposes, the state of the digital output can be viewed in Probe by specifying B(O*xxx*). The value of B(O*xxx*) is 0.0 if the current state is S0NAME, 1.0 if the current state is S1NAME, and so on through 19.0. B(O*xxx*) cannot be specified on a .PRINT, .PLOT, or .PROBE line. (For digital simulation, the digital window of Probe provides a better way to look at the state of the digital net connected to the digital output.)

Digital Libraries

Table 3-25 lists the library files containing digital devices in the model library:

Table 3-25 *Digital Libraries*

File	Contents
7400.LIB	7400-series TTL
74AC.LIB	Advanced CMOS
74ACT.LIB	TTL-compatible, Advanced CMOS
75ALS.LIB	Advanced Low-Power Schottky TTL
74AS.LIB	Advanced Schottky TTL
74F.LIB	FAST
74H.LIB	High-Speed TTL
74HCT.LIB	TTL-compatible, High-Speed CMOS
74HC.LIB	High-Speed CMOS
74L.LIB	Low-Power TTL
74LS.LIB	Low-Power Schottky TTL
74S.LIB	Schottky TTL
CD4000.LIB	CD4000 devices
DIG ECL.LIB	10 K and 100K ECL devices
DIG GAL.LIB	GAL devices
DIG_IO.LIB	I/O models, AtoD and DtoA interface subcircuits, digital power supply subcircuits
DIG_MISC.LIB	pull-up/down resistors, delay line
DIG_PAL.LIB	PAL devices
DIG PRIM.LIB	Digital primitives
NOM.LIB	master library: which references NOM_DIG.LIB, [*] which references each of the above libraries.

*Depending upon the platform being worked on, NOM.LIB references the appropriate list of libraries. For "digital only" platforms, NOM.LIB references NOM_DIG.LIB.

7400-Series TTL and CMOS Library Files

The *Library Reference Manual* shows, by part type and technology, each item in the library and gives the order of the pins for that function. This information is needed if a netlist is created manually. Netlists normally are generated automatically by the schematic capture package.

4000-Series CMOS Library

The *Library Reference Manual* shows, by part type and technology, each item in the library and gives the order of the pins for that function. This information is needed if a netlist is created manually. Netlists normally are generated automatically by the schematic capture package.

If power supply nodes on CD4000 devices are not specified in the circuit, they can use the default power supply nodes \$G_CD4000_VDD and \$G_CD4000_VSS, which default to 5 volts. A new power supply can be created, and new power supply nodes can be specified to the devices in the circuit. Refer to your PSpice user's guide for more information on specifying your own power supplies. Output drives and input thresholds are correctly modeled for power supplies between 3 and 18 volts. Currently, propagation delays do not vary using supply voltages. For correct propagation delays at supply voltages other than 5 volts, the timing models in "cd4000.lib" have to be modified.

Programmable Array Logic Devices

Using a PLD from the library is just like using any other logic device from the library, except that the simulator has to be told the name of the JEDEC file which contains the program for the part. A TEXT parameter name JEDEC_FILE is used to specify the file name, as shown in the following example:

This example creates a 14H4 PAL which is programmed by the JEDEC file "myprog.jed."

Parts

4

Overview

This chapter covers the modeling of off-the-shelf parts. MicroSim Parts allows the conversion of information from the component manufacturer's data sheet (without taking measurements of a real device) into parameter values used by PSpice. Once the parameter values have been obtained, the device can then become part of your own library of devices.

[Introduction on page 4-2](#page-342-0)

[User Interface on page 4-3](#page-343-0)

[Windows Menu Functions on page 4-5](#page-345-0)

[Sun and HP Menu Functions on page 4-14](#page-354-0)

[Parameter Definitions on page 4-18](#page-358-0)

Introduction

One of the difficult areas in using analog circuit simulators is finding accurate models for off-the-shelf parts. The Parts program is a semiautomatic aid for determining the model parameters for standard devices, such as bipolar transistors. It is also used for the subcircuit definitions of more complex models, such as operational amplifiers. Parts allows the conversion of information from the component manufacturer's data sheet (without taking measurements of a real device) into parameter values used by PSpice. Once the parameter values have been obtained, the device can be included as part of your own library of devices.

The question can be asked, "Why do I need to model these devices? Won't the data sheet values work?" Well, yes and no. Yes, for simpler devices such as resistors, which only need the resistance value to have a complete model. No, for more complex devices, especially semiconductor devices. This is because the physical model for predicting how a transistor operates views the transistor from the "inside," while the manufacturer provides measurements that show how the transistor operates from the "outside." Therefore, a conversion is necessary from data sheet values to physical model parameters.

Data sheet information shows the part parameter range that is guaranteed by the manufacturer. The device's operating characteristics fall within the range specified: a particular part could be near the minimum value of one specification and near the maximum value of another. A typical value is given for some specifications to show how most of the devices can operate. Therefore, while Parts can work using measurements taken from a specific device, *this is not necessary*. Most of the simulation work would probably use typical values from the data sheets. The best/worstcase models can also be used for checking the design.

User Interface

Toolbar Buttons

Toolbar buttons provide shortcuts for initiating common functions. Choosing a toolbar button (by a click), starts the same response as would selecting the corresponding menu item. Below is a list of the toolbar buttons and the equivalent menu item or action taken in Parts.

Table 4-1 *Toolbar buttons*

Keyboard Accelerators

A keyboard accelerator is a key, or combination of keys, that when pressed is equivalent to selecting a menu or dialog box item. Parts provides a default set of keyboard accelerators. These various keystrokes can be used as "shortcuts" to menu/command items. The default accelerator keys and the menu/command item that is activated when accelerators are used are shown next to the menu item in the view window.

Windows Menu Functions

File Menu

Edit Menu

Part Menu

Trace Menu

* Some traces cannot have temperature effects. Therefore changing the temperature value cannot alter the trace. To change the trace variable, select Plot/X Axis Settings/Trace Variable.

Plot Menu

4-10 Parts

View Menu

Extract Menu

Options Menu

Window Menu

Help Menu

Sun and HP Menu Functions

Main Menu

* The Main menu appears when Parts is executed and allows selection of the device type of the model wanted for generation. After the device is selected, a series of screens are displayed allowing the entry and modification of device curve data and model parameters

Parameter Modification Menu

* The Parameter Modification menu allows the verification and modification of device curve data and model parameters.

Parameter Definitions

The following sections describe in detail, each set of device curve and model parameters for the different devices.

Note Each curve in Windows Parts is defined only by the parameters it adjusts. So, the forward current curve displayed in Parts only shows the part of the current equation which is associated using the forward characteristic parameters (e.g., IS, N, Rs). However, PSpice uses the full equation, which includes a term involving the reverse characteristic parameters (e.g., ISR, NR), which could have a significant effect at low current. This means that the curve displayed in Parts is not exactly as what is displayed in Probe after a simulation. Models should always be tested and verified using PSpice and fine-tuned if necessary.

Supported Models

The supported model types for the Parts program are as follows:

- Bipolar Transistor Model
- Diode Model
- Insulated Gate Bipolar Transistor (IGBT)
- Junction Field-Effect Transistor (JFET) Model
- Nonlinear Magnetic Core Model
- Operational Amplifier Model
- Power MOSFET Model
- Voltage Comparator Model
- Voltage Regulator Model
- Voltage Reference Model (2-terminal)

Diode Model

The diode element is a superset of the model in U.C. Berkeley SPICE, which features:

- a current generator to model the ideal diode law (Shockley equation) and reverse breakdown,
- a variable capacitance to account for the semiconductor junction charge storage, and
- a series resistance to account for the ohmic resistance.
- The PSpice enhancements include:
- enhanced temperature variation modeling,
- the high-level injection effects of a real diode, and
- a more realistic modeling of reverse leakage characteristics.

See the diode device in the **[Chapter 2,Analog Devices](#page-119-0)** for the internal model used by the simulator.

Table 4-2 *Diode Model Default Parameters*

Parameter	Default
BV	100
CJO	1e-12
EG	1.11
${\rm FC}$.5
IBV	$1e-4$
IKF	$\boldsymbol{0}$
IS	1e-14
ISR	$1e-10$
M	.333
${\bf N}$	1
NR	\overline{c}
RS	$1e-3$
TT	5e-9
VJ	.75
XTI	3
Diode - Forward Current

Device curve:

Vfwd forward voltage across junction for Ifwd Ifwd forward current @ Vfwd

Model parameters:

This screen estimates the parameters IS and RS from three voltage and current values. Try to include data from low current values (where the increase in current is exponential), moderate current values, and high current value (where the increase in current is clearly resistive).

The last two model parameters, XTI and EG, can be changed. We have set them to be normal values for silicon diodes. For Schottky-barrier diodes these can be changed to $XTI = 2$ and $EG = 0.69$, which gives better modeling over temperature.

Also, it is sometimes helpful to set up traces for a few values of temperature (use the **Trace/Add** command) for adjusting XTI.

Diode - Junction Capacitance

Device curve:

C_j junction capacitance @ Vrev

Model parameters:

- CJO zero-bias junction capacitance
- VJ junction potential
- M junction grading coefficient
- Fc coefficient for onset of forward-bias depletion capacitance

This screen estimates the parameters CJO and M from a capacitance values given at nonzero reverse biases (a zero value for a Vj data point is OK).

The value for FC has been set to be normal for silicon diodes, but is relatively unimportant, as forward capacitance is dominated by diffusion capacitance (and modeled by transit time).

The data sheets for most switching and power diodes have little detail about reverse bias capacitance, because it is not too important. Varicap diodes usually have better, more complete information. Be aware that the diode package adds some fixed amount of capacitance that is not included in the device model, but can be included by the using a small capacitor across the diode. Having determined the package capacitance, subtract that from the total capacitance to model the diode junction.

Diode - Reverse Leakage

Device curve:

Model parameters:

This screen derives the generation-recombination current values for the device which, using the capacitance modeling (previous screen), provides the primary leakage mechanism of the diode junction.

Reverse current leakage is increased by imperfections in manufacturing which are not modeled. Breakdown also increases reverse current, but this is modeled in the next screen.

Diode - Reverse Breakdown

Device data:

- Iz nominal Zener current for Vz
- Zz Zener impedance (resistance) @ Vz,Iz

Model parameters:

- BV reverse breakdown voltage (a positive value)
- IBV reverse breakdown current (a positive value)

This screen estimates the parameters BV and IBV for reverse breakdown operation, which is how voltage regulator (Zener or avalanche) diodes work. Enter the values for Vz, Iz, and Zz.

BV and IBV nearly equals Vz and Iz. As the breakdown effect is modeled by an exponential function, the value of BV and IBV can adjust so that device impedance, Zz (ratio of the change in voltage to the change in current) is correct at Vz,Iz.

Diode - Reverse Recovery

Device data:

Model parameters:

TT transit time

This screen estimates the parameter TT from switching time. Enter values for the upper list box. Be sure to include the test fixture resistance and pulse generator resistance in Rl.

The screen does a transient simulation of the diode switching. Some of the parameters from earlier screens that have dynamic effects, for example, CJO, are included in the simulation. Adjust the X axis as required to see the entire waveform.

Bipolar Transistor Model

The bipolar transistor element is an extended Gummel-Poon model. It is a superset of the Gummel-Poon model, which in turn is a superset of the Ebers-Moll model: by allowing certain parameters to default to ideal values, this model covers the full range from very simple to very sophisticated. The Gummel-Poon model includes: (i) complete DC characterization, (ii) charge-storage effects, (iii) basewidth modulation, and (iv) temperature variations. The extensions include: (v) variable base resistance, (vi) collector-base capacitance splitting, and (vii) variable forward transit time.

For a more complete description of bipolar transistor models and their derivation, refer to:

Ian Getreu, *Modeling the Bipolar Transistor*, Tektronix, Inc., part # 062-2841-00

For more information about the bipolar transistor device for the internal model used by PSpice, see **[Chapter 2,Analog Devices](#page-119-0)**. **Table 4-3** *Bipolar Transistor Model Default Parameters*

Bipolar Transistor - Junction Voltage

Device data:

Model parameters:

This screen estimates the parameter IS from the saturation characteristics of the transistor. IS is a semiconductor junction parameter and should not be confused with the collector current in saturation. The data sheet has values or curves for Vbe and Vce in a "forced beta" (where the ratio Ic/Ib is much lower than the normal current gain) or "saturated" condition. Enter values of Vbe and Vce for the same Ib.

The value of %Ib is a "fudge" value and is not critical. It factors how much of the base current is shunted through the ideal diode of the Gummel-Poon transistor model. We have set it to a "normal" amount.

Obtaining an accurate value for IS is not critical, since other parameters are set relative to IS, and only the ratio between values are important. It is necessary, though, to not have a wildly inaccurate value. The last two model parameters, XTI and EG, can be changed. We have set them to be normal values for silicon transistors.

The display graphs for this screen are not too useful. However, they do tell when something is happening.

Bipolar Transistor - Output Admittance

Device curve:

Conditions:

Vce collector-emitter voltage for the device curve

Model parameters:

VAF forward Early voltage

This screen estimates the parameter VAF, which sets the output conductance of the transistor in a common emitter configuration.

The parameter VAF controls one aspect of basewidth modulation in the Gummel-Poon transistor model. This manifests itself as output conductance. Typical values are 50-to-100 volts for normal transistors and 1-to-10 volts for super-beta transistors.

Bipolar Transistor - Forward DC Beta

Device curve:

Conditions:

Vce collector-emitter voltage for the device curve

Model parameters:

This screen estimates parameters for the celebrated Gummel-Poon bipolar transistor model. Try to include data from low current values (beta rising), moderate current values, and high current value (beta falling). The value Vce adjusts the beta data for basewidth modulation effects.

Transistor data sheets usually show minimum beta values and have a maximum value for only one collector current value. One way to obtain an average value is to use the current level that specifies both minimum and maximum beta, using a value somewhat below the average of the minimum and maximum. Then ratio the other minimum values by the same amount. Or just use the curves (if available) from the data sheet.

The value for XTB has been set to be normal for bipolar transistors but can be changed. It is sometimes helpful to set up traces for a few values of temperature (use the **Trace/Add** command) for adjusting XTB.

Bipolar Transistor - Vce(sat) Voltage

Device curve:

Conditions:

Ic/Ib "forced beta" ratio for device curve

Model parameters:

This screen estimates more parameters for the Gummel-Poon transistor model. Try to include data from low current values (Vce falling), moderate current values, and high current value (Vce rising). Also, be sure to verify and enter the value for the "forced beta" ratio of collector to base current.

The reverse Gummel-Poon parameters correspond to the forward parameters, except they are for reverse operation (that is, emitter swapped with the collector). It would be more accurate to obtain these the same way as the forward parameters, but reverse operation is rarely published data. Fortunately, it does not affect operation when the transistor is saturated, that is, when the base-collector junction is forward biased.

Bipolar Transistor - C-B Capacitance

Device curve:

Model parameters:

- VJC collector-base junction potential
- MJC collector-base junction grading coefficient
- FC coefficient for onset of forward-bias depletion capacitance

This screen estimates the parameters CJC and MJC from capacitance values given at nonzero reverse biases (a zero value for Vcb is OK).

The value for FC has been set to be normal for silicon transistors but can be changed. The value of FC is relatively unimportant, as forward capacitance is dominated by diffusion capacitance (and modeled by transit time).

Be aware that the transistor package adds some fixed amount of capacitance that is not included in the device model, but can be included by using a small capacitor across the junction. Having determined the package capacitance, subtract that from the total capacitance to model the junction.

Bipolar Transistor - E-B Capacitance

Device curve:

Model parameters:

- VJE emitter-base junction potential
- MJE emitter-base junction grading coefficient

This screen estimates the parameters CJE and MJE from capacitance values given at nonzero reverse biases (a zero value for Veb1 is OK).

The value of FC from the previous screen is used and is still relatively unimportant, as forward capacitance is dominated by diffusion capacitance.

Be aware that the transistor package adds some fixed amount of capacitance that is not included in the device model, but can be included by using a small capacitor across the junction. Having determined the package capacitance, subtract that from the total capacitance to model the junction.

Bipolar Transistor - Storage Time

Device curve:

Conditions:

Ic/Ib "forced beta" ratio for device curve

Model parameters:

TR reverse transit time

This screen estimates the parameter TR, which controls the delay until the transistor leaves saturation when switching off. Be sure to verify and enter a value for the "forced beta" ratio when the transistor was on and saturated.

The storage time curve is controlled by the forward and reverse beta characteristics of the transistor. The parameter TR acts like a multiplying factor without changing the character of the curve. Use the storage time for the collector current range of interest.

Bipolar Transistor - Gain Bandwidth

Device curve:

- Ic collector current for fT (@ Vce)
- fT frequency at which small-signal forward current transfer ratio extrapolates to unity @ Ic

Conditions:

Model parameters:

This screen estimates the parameter TF, which, along with collectorbase capacitance, limits high-frequency gain. The value of TF also controls rise/fall times in switching circuits, which is another way to measure transistor speed, though we haven't thought of a rule-of-thumb conversion between rise/fall time and high-frequency cutoff.

Also, it is sometimes helpful to set up traces for a few values of Vce (use the **Trace/Add** command) for adjusting VTF.

Insulated Gate Bipolar Transistor (IGBT) Model

Table 4-4 *IGBT Model Parameters and Default Values*

IGBT - Fall Time

Device data:

Model parameters:

This screen shows the fall time of the collector current measured with inductive load at turn off. The initial collector current is modeled by Ic. At turn off, this current falls rapidly, followed by a slow decaying tail. The rate of decay is controlled by the recombination rate of excess carriers in the lightly-doped epitaxial base layer. This recombination rate, in turn, is described by the base lifetime parameter TAU.

The maximum collector current, Icmax, and the maximum collectoremitter breakdown voltage, BVces, are obtained in data sheets in the absolute maximum ratings table.

IGBT - Transfer Characteristics

Device data:

Model parameters:

- KP MOSFET transconductance, in amps/(square volt)
- VT Internal MOSFET channel threshold voltage, in volts

This screens displays the transfer characteristics at nominal temperature as the gate-emitter voltage increases from zero volt.

Data sheets usually provide the transfer characteristics curve. Points (Vge, Ic) should be sampled along the entire region of the curve. Care should be taken when sampling points near the threshold region as they will affect the accuracy of the parameter VT.

IGBT - Saturation Characteristics

Device data:

Model parameters:

KF MOSFET linear region transconductance, in amps/(square volt)

This screen shows the saturation characteristics at nominal temperature as the collector current increases from zero amp.

Data sheets usually provide the saturation characteristics curve. Points should be sampled along the entire region of the curve.

IGBT - Gate Charge

Device data:

Model parameters:

- CGS Internal MOSFET gate-source capacitance per unit area, in farads/(square cm)
- COXD Internal MOSFET gate-drain overlap oxide capacitance per unit area, in farads/(square cm)
- AGD Internal MOSFET gate-drain area, in square centimeters

This screen displays the gate charge characteristics at turn-on at the given Vcc and Ic. It shows the gate-emitter voltage, Vge, as a function of gate charge. Usually, the gate charge curve is divided into three distinct regions.

The first region shows Vge rising at a constant rate until the collector current reaches Ic as a constant gate current is charging the constant gate-emitter capacitance CGS. The total charge supplied to the gate in this region is Qge. This parameter is obtained in data sheets either in the electrical characteristics table or from the gate-charge curve.

In the second region, Vge is nearly constant as the gate current discharges the internal MOSFET gate-drain capacitance. The charge supplied in this region is Qgc. Like Qge, it is obtained in data sheets either in the electrical characteristics table or from the gate-charge curve.

Vge increases at a constant rate again in the third region as the device is now operating in the linear region. The gate current charges both CGS and the internal MOSFET gate-drain overlap oxide capacitance COXD. Qg and Vg represent a point along the curve in this region. They are obtained either in the electrical characteristics table or from the gatecharge curve. Note that Qg must be greater than the sum of Qge and Qgc. Furthermore, Vg must be greater than the gate-emitter plateau voltage Vge in the second region.

Junction Field-Effect Transistor (JFET) Model

The JFET element is a superset of the U.C. Berkeley SPICE model, which is a square-law device featuring:

- complete DC characterization, and
- capacitive effects.

The PSpice enhancements include:

- enhanced temperature variation modeling, and
- a more realistic modeling of gate leakage currents, both passive and active.

Also, see **[Chapter 2,Analog Devices](#page-119-0)** on the JFET device for the internal model used by PSpice.

JFET - Transconductance

Device curve:

Model parameters:

This screen estimates the parameter BETA, which sets the change in drain current vs. gate-source voltage. BETATCE is set manually, using traces at other temperatures to judge the effect (the default setting is a nominal value chosen from inspecting many data sheets).

Also, it is sometimes helpful to set up traces for a few values of temperature (use the **Trace/Add** command) for adjusting BETATCE.

JFET - Output Conductance

Device curve:

Model parameters:

LAMBDA channel-length modulation

This screen estimates the parameter LAMBDA, which sets the slope of the drain current vs. drain-source voltage in saturation.

JFET - Transfer Curve

Device curve:

Vds drain-source voltage for device curve

Model parameters:

This screen estimates the parameter VTO, which is the threshold ("pinchoff") voltage. VTOTC is set manually, using traces at other temperatures to judge the effect (the default setting is a nominal value chosen from inspecting many data sheets).

Note: The SPICE "standard" is for VTO to be a negative value for a depletion transistor, regardless of device type (NJF or PJF).

JFET - Reverse Transfer Capacitance

Device curve:

Conditions:

Model parameters:

This screen estimates the parameters CGD and M. The reverse transfer, or "Miller," capacitance is modeled.

The parameter FC applies to forward-biased junctions and is included for completeness.

JFET - Input Capacitance

Device curve:

Conditions:

Vds drain-source voltage for device curve

Model parameters:

CGS zero-bias gate-source capacitance

This screen estimates the parameter CGS, which is derived from Ciss - Crss. As a check, since most JFETs are designed to be symmetrical, the value found for CGS should be close to that found for CGD (previous screen).

JFET - Passive Gate Leakage

Device curve:

Model parameters:

This screen derives the generation-recombination current values for the device which, using the capacitance modeling (previous screens), provides the primary leakage mechanism of the device's junction.

Passive reverse current leakage is increased by imperfections in manufacturing and breakdown, which are not modeled.

Also, it is sometimes helpful to set up traces for a few values of temperature (use the **Trace/Add** command) for adjusting XTI.

JFET - Active Gate Leakage

Device curve:

This screen estimates active gate current when the JFET is on, which can be much larger than when the JFET is cut off.

Impact ionization by drain current carriers generate carriers in the gate space-charge region, which get swept out through the gate. This causes gate current which is an exponential function of drain voltage and proportional to drain current.

Note that the lowest values of active leakage current are generally less than the passive leakage values (previous screen); this is because the passive values are measured using source and drain shorted together, which usually doubles the junction area and, thus, the current. Active leakage current occurs in the drain-gate junction only, so the lowest levels represent passive leakage for that junction.

JFET - Noise Voltage

Device curve:

Conditions:

Model parameters:

AF flicker noise exponent

This screen estimates the parameter KF, to set the correct amount of flicker noise. AF can be set manually but is normally close to one. The broadband noise of a JFET is "shot" noise and is set by the conductance of the channel.

Power MOSFET Model

The power MOSFET model uses the U.C. Berkeley MOS model, level 3, to incorporate the short-channel effects of vertical devices and nonlinear capacitance effects. In addition to the MOS model, PSpice has been enhanced to include: (i) drain-source ohmic leakage (modeling "off" state conduction), (ii) bulk/substrate series resistance (modeling reverse conduction), and (iii) gate series resistance (modeling switching delay and gate current).

These additions, along with the use of MOS level 3, remove the need to create a subcircuit representation for the power MOSFET device (as described in the paper by Bowers and Neinhaus, below). There is the lead inductance issue, of course, which shows up for any packaged device at high frequencies.

For a more complete description of the power MOSFET models and their derivation, refer to

J. C. Bowers, and H. A. Neinhaus, *SPICE2 Computer Models for HEXFETs*, Application Note 954A, reprinted in HEXFET Power MOSFET Databook, International Rectifier Corporation #HDB-3.

Also, see **[Chapter 2,Analog Devices](#page-119-0)** on the MOS transistor device for the internal model used by PSpice.

Table 4-6 *MOSFET (NMOS, PMOS) Default Parameters*

Power MOSFET - Transconductance

Device curve:

Model parameters:

- W channel width
- L channel length
- RS source ohmic resistance

This screen estimates the basic geometry of the power MOSFET, its conductance parameter, and high-current effects of series resistance in the device.

Many general assumptions are made about the device structure (such as oxide thickness), but the model remains accurate in spite of these assumptions. The transconductance would ideally increase proportional to the square-root of the drain current, but is limited by the effects of RS.

Power MOSFET - Transfer Curve

Device curve:

Vgs gate-source voltage for Id Id @ Vgs

Model parameters:

VTO zero-bias threshold voltage

This screen estimates the device threshold voltage.

The actual value of VTO is not as important as obtaining a good value of drain current vs. Vgs as the device is used. For library use, use a drain current close to the maximum continuous rating.

Power MOSFET - Rds (on) Resistance

Device curve:

Conditions:

Vgs gate-source voltage for device curve

Model parameters:

RD ohmic drain resistance

This screen estimates the "on-resistance" of the device.

The MOS model has three contributions to the "on-resistance": the channel resistance of the device, and an ohmic resistance in series with each the source and the drain. This screen adjusts RD so the total resistance is correct. However, RD cannot become negative.

Power MOSFET - Zero-Bias Leakage

Device curve:

Model parameters:

RDS drain-source shunt resistance (PSpice extension MOS model)

This screen estimates the drain-source leakage of the device. This leakage is due primarily to surface effects and is modeled by a shunt drain-source resistance. Enter the values for the upper list box.

Power MOSFET - Turn-On Charge

Device data:

Model parameters:

CGSO gate-source overlap capacitance

CGDO gate-drain overlap capacitance

This screen estimates the device's stray capacitances associated with the gate. These capacitances, along with the channel capacitance, make up the amounts of charge required to switch the device.

The value Qgs is the amount of charge required to raise the gate-source voltage from zero to that required to support the load current. Qgd is the charge required to discharge the gate-drain ("Miller ") capacitance. It is this charge that brings the device operating from the saturation region to linear region.

Note that the values of CGSO and CGDO are multiplied by the channel width to yield the actual value of the capacitance.

Power MOSFET - Output Capacitance

Device data:

Model parameters:

- CBD zero-bias bulk-drain junction capacitance
- PB bulk junction potential
- MJ bulk junction grading coefficient
- FC bulk junction forward-bias capacitance coefficient

This screen estimates the output capacitance of the device.

The output capacitance is usually not critical, being small enough when compared using the load currents that are controlled by the device.

Power MOSFET - Switching Time

Device data:

Zo input generator impedance

Model parameters:

RG gate ohmic resistance

This screen estimates the value of series gate resistance from switching time.

Most power MOSFET devices use a self-aligned process having polysilicon gate material. The polysilicon impedes the gate current, reducing the charging rate of the gate, which increases the turn-on time. While there are many switching times specified (e.g., turn-on delay and rise time), they are all related by the parasitic capacitances, which have already been determined in the "gate charge" screen. Only the series resistance needs to be determined, which can be obtained reliably by using the fall time characteristic.

Note that "fall time" means the period in which the drain current is "falling" in value, not the output voltage.

Power MOSFET - Reverse Drain Current

Device curve:

- Vsd diode (source-drain) forward voltage for Idr
- Idr reverse drain current @ Vsd

Model parameters:

- IS bulk junction saturation current
- N bulk junction emission coefficient
- RB bulk series resistance

This screen estimates the forward voltage drop of the "body" diode.

The actual value of IS is not so important as obtaining a good value of voltage drop vs. current as the device is used.

Operational Amplifier Model

The operational amplifier (opamp) is not an internal PSpice model. Instead, it is an equivalent circuit, or "macro model," composed of several devices and bound together using the subcircuit feature of PSpice (see .SUBCKT in). The model includes the following effects: (i) input impedance and bias current, (ii) differential and common-mode gain, (iii) open-loop gain and phase vs. frequency, (iv) output slew-rate limiting and resistance, (v) output voltage and current limiting, and (vi) DC power drain.

Figure 4-1 *Parts operational amplifier macromodel (simplified)*

Figure 4-1 shows a simplified version of the opamp macro model. Not shown is local ground generation, output voltage limiting, and output current limiting. Output limiting is controlled by local feedback to the current generator, FB. Other input devices (PNP or JFET) can replace the input transistors.

For more detailed information on opamp macro modeling, refer to

G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of integrated circuit operational amplifiers," *IEEE Journal of Solid-state Circuits*, SC-9, 353 (1974).

Operational Amplifier - Large Signal Swing

Device data:

This screen sets the value of output voltage limiters but also gathers information that can be useful in later screens. The graph shows the largest amplitude output a sinewave signal can be for a given frequency to have no distortion. This is limited by the amplifier's output swing and slew-rate.

Power supply values: These are the data sheet values used in conjunction with the maximum output values and are not the power supply values for the circuit simulation (which can be different). The opamp model limits the output swing by an amount relative to the power supply, so the output swing limit tracks the power supply in the simulation.

Slew-rates: Since Parts uses primary units (e.g., volts, amps and farads), the variety of ways of specifying slew-rate needs to be converted to volts/second, for example, 5V/uS is 5,000,000 V/S.

Operational Amplifier - Open Loop Gain

Bipolar Input Only

Device data:

Macro model internal parameters:

This screen completes the input stage and inner stage. The compensation capacitor value (Cc) is sometimes available on the data sheet in the circuit diagram of the opamp. If not, 20-to-30pF is a fair value. For opamps using external compensation, use one of the values on the data sheet for the external capacitor. Then be sure to use that value for the other input data.

About open-loop gain: this is a ratio of input/output signal, i.e., smallsignal amplification. Being a pure number, it has no units. If the gain is specified as 20V/mV, the gain is 20,000; if the gain is specified as 90 dB, put in 90 dB (Parts converts x dB to 10^{x /20}).

Unity gain frequency: This frequency is the intersection of a straight-line extension of the of the mid-band, open-loop, gain roll-off to unity gain (zero decibel). The graph can show gain having only the low-frequency pole included. The high-frequency pole is calculated from open-loop phase margin.

CMRR has no frequency dependence.

Operational Amplifier - Open Loop Gain

FET Input Only

Device data:

Macro model internal parameters:

- C2 compensation capacitor
- CSS slew-rate limiting capacitor
- GA interstage transconductance
- GCM common-mode transconductance
- IS input leakage current
- ISS input stage current
- RD input stage load resistance
- RP power dissipation
- RSS input stage current source output resistance

This screen completes the input stage and inner stage. The compensation capacitor value (Cc) is sometimes available on the data sheet in the circuit diagram of the opamp. If not, 10-to-20pF is a fair value. For opamps using external compensation, use one of the values on the data sheet for the external capacitor. Then be sure to use that value for the other input data.

Open-loop gain: This is a ratio of input/output signal, i.e., small-signal amplification. Being a pure number, it has no units. If the gain is specified as 20V/mV, the gain is 20,000; if the gain is specified as 90 dB, put in 90 dB (Parts converts x dB to 10 x^{20}).

Unity gain frequency: This frequency is the intersection of a straight-line extension of the of the mid-band, open-loop, gain roll-off to unity gain (zero decibel). The graph can show gain having only the low-frequency pole included. The high-frequency pole is calculated from open-loop phase margin.

CMRR has no frequency dependence.
Operational Amplifier - Open Loop Phase

Device data:

Phi phase margin (in degrees) @ unity gain frequency

Macro model internal parameter:

C1 phase control capacitor

This screen adjusts the open-loop unity-gain phase margin, which models the high-frequency pole. Sometimes this value is not available in a table but can be found from a graph. This value is not critical for lower-frequency circuits or lower-Q filters: just use the value we provided, which is typical for normal opamps.

Operational Amplifier - Maximum Output Swing

Device data:

Macro model internal parameters:

- RO1 output resistor #1
- RO2 output resistor #2
- GB output stage transconductance

This screen adjusts the output drive. The graph shows the maximum output level for a resistive load. The data sheet usually lists an output resistance $Ro = Ro - dc + Ro - ac$. Split this value so that Ro -dc is about two times Ro-ac.

Voltage Comparator Model

The voltage comparator is not an internal PSpice model. Instead, it is an equivalent circuit, or "macro model," composed of several devices and bound together using the subcircuit feature of PSpice (see .SUBCKT in **[Chapter 1,Commands](#page-39-0)**). The model includes the following effects: (i) input impedance and bias current, (ii) differential gain, (iii) output resistive and capacitive loading, (iv) time delay and slew-rate vs. input overdrive, and (v) DC power drain.

Voltage Comparator - Transfer Function

Device data:

Macro model internal parameters:

- BF1 input stage gain
- BF5 output stage gain
- RP power dissipation resistance
- VI input offset

This screen sets gain values and an input offset (to model comparators whose common-mode input includes ground). The screen shows the transfer function, usually uninformative, except it tells when something is happening.

About power supply values: these are the data sheet values used in conjunction with the maximum output values, and are not the power supply values for the circuit simulation (which can be different).

Voltage Comparator - Falling Delay

Device data:

Macro model internal parameter:

TR3 input stage reverse transit time

This screen sets reaction time to input signals. The data sheet usually gives "falling delay" which includes some of the transition in the output waveform (from 100% to 90%). Usually the transition is much faster than the delay and can be ignored (or subtracted from the value). The precise value is not critical given the unit-to-unit variation.

Voltage Comparator - Transition Time

Device data:

Macro model internal parameter:

TF5 output transistor forward transit time

This screen sets the "slew-rate" of the output. The data sheet usually gives a value going from 90% to 10%, which is within 25% of the full swing time. The precise value is not critical given the unit-to-unit variation.

Voltage Comparator - Rising Delay

Device data:

Macro model internal parameter:

TR5 output transistor reverse transit time

This screen sets the reaction to input signals, but in the opposite direction. The data sheet usually gives "rising delay," which includes some of the transition in the output waveform (from 0% to 10%). Usually the transition is much faster than the delay and can be ignored (or subtracted from the value). The precise value is not critical given the unit-to-unit variation.

Nonlinear Magnetic Core Model

The nonlinear magnetic core model uses a derivative of the Jiles-Atherton formulation to provide a closed-form, analytic solution. In its current implementation, the LEVEL=2 model is missing the interdomain coupling and damping effects; this makes the model more suitable for ferrite and MPP (Magnetic Packed Powder) materials, and can provide valid results for all analyses. The LEVEL=2 model can also be more efficient than the original, numerically calculated, LEVEL=1 model. The basic difference in these two models is in the formula for the anhysteric curve, as detailed in the K-device description in the **[Chapter](#page-119-0) [2,Analog Devices](#page-119-0)**.

There is only one Parts screen for extracting parameters for this device, since Parts is only characterizing the bulk magnetic properties of the core material. When finished, the text of the model could require editing to provide values for a particular core's mean magnetic cross-sectional AREA, mean magnetic PATH length, and the effective air GAP length and PACK (stacking) factor, if appropriate. Or, this model could be referenced as is, by using the AKO syntax, as the basis for other models using different geometries.

Nonlinear Magnetic Cores - Hysteresis Curve

Device curve:

- H magnetic influence (in Oersteds)
- B magnetic flux (in Gauss)

Conditions:

µi initial permeability

Model parameters:

This screen estimates the bulk material parameters from the envelope of the B-H curve and the value for the initial permeability of the material. The "initial" B-H curve, starting from the origin, is also shown but is characterized only by the value for initial permeability.

Unlike most screens in Parts, in this screen the extent of the X axis plays a role in extracting the model parameters. Owing to the hysteresis (memory) effects in magnetic materials, how the material behaves depends on, virtually, its entire history. This means the B-H curve is dependent on how strong a field it has been subjected to. To accommodate this behavior, Parts simulates a range of fields using magnitudes up to the maximum extent displayed by the X axis. For example, if the X axis is set for a range of -5 to $+5$, Parts can use fields in that range when extracting the model parameters; the same range of fields can also be used if the X axis is set for a range of zero to $+5$. After the parameters have been fitted, the X axis can be changed to see the material's behavior under a different range of external fields.

Warning: Numerous evaluations are made when extracting these model parameters. Even the fastest computers can appear to stall, momentarily, while performing the extraction.

Voltage Regulator Model

The positive adjustable voltage regulator model is not an internal PSpice model. Instead, it is an equivalent circuit, or "macro model," composed of several devices and bound together using the subcircuit feature of PSpice (see .SUBCKT in **[Chapter 1,Commands](#page-39-0)**). The model is a 3 terminal floating series regulator and includes the following effects: (i) reference voltage, (ii) adjustment pin current, (iii) output impedance, (iv) dropout voltage, (v) current limit, and (vi) foldback current. The model does not include the following effects: (i) line regulation, (ii) load regulation, (iii) ripple rejection having frequency dependence, (iv) temperature, and (v) noise.

For more information on the positive adjustable voltage regulator model, refer to:

[1] G.M. Wierzba, K.V. Noren, "A SPICE Macromodel for an Adjustable Positive Voltage Regulator."

Voltage Regulator - Reference Voltage

Device Data:

Vref reference voltage

Conditions:

Dropoutdropout voltage

(Vi-Vo)maxmaximum input-output voltage differential

IOmin minimum output current to maintain regulation

Model Parameters:

VREF reference voltage N emission coefficient

This screen shows the reference voltage across the output (OUT) pin and adjustment (ADJ) pin as the input-output voltage differential increases from 0V to (Vi-Vo)max. The parameter (Vi-Vo)max is used for graphing purposes only. It does not affect the model characteristics.

The dropout voltage specifies the minimum input-output voltage differential below which the circuit ceases to regulate. This parameter is either obtained from the condition of the reference voltage parameter or is given as a parameter by itself in data sheets.

The minimum output current parameter is obtained from the condition of the reference voltage parameter in data sheets. Be careful that this parameter is also given at the condition Vi-Vo=(Vi-Vo)max. Do not use this value.

Voltage Regulator - Adjustment Pin Current

Device Data:

Iadj adjustment pin current

Model Parameter:

BETA transconductance of JFET transistor

This screen displays the adjustment pin current as the input voltage increases from zero volts to (Vi-Vo)max. The parameter (Vi-Vo)max is used for graphing purposes only. It does not affect the model characteristics.

The adjustment pin current represents an error term in the design equation:

 $Vo = Vref (1 + R2/R1) + Iadj * R2$

where R1 and R2 are two external resistors. Usually, Iadj is small that the voltage Iadj*R2 is negligible in the above equation.

Voltage Regulator - Output Impedance

Device Data:

Conditions:

Frequencyfrequency at which Zout and RR are obtained:

IO output current at which Zout and RR are obtained

Model Parameters:

VAF Early voltage of output pass transistor CPZ output impedance zero capacitor

This screen calculates the output impedance over frequency. The output impedance is the impedance seen looking back into the OUT pin, excluding the effects of any external components connected to it. Data sheets usually present the output impedance graphically. Obtain Zout at the same frequency where the ripple rejection value is given. Assume there is no capacitance connected to the adjustment pin (Cadj=0).

The condition Frequency is used for parameter referencing purposes only. It does not affect the model characteristics.

Voltage Regulator - Current Limit

Device Data:

IOmax maximum output current

Device Curve:

Iofb foldback current

Vi-Vo input-output voltage differential

Model Parameters:

RB2 base resistance of output pass transistor

ESC1 coefficient of current limit voltage source

- ESC2 coefficient of current limit voltage source
- EFB1 coefficient of foldback current voltage source
- EFB2 coefficient of foldback current voltage source
- EB first stage voltage gain

This screen shows the output current as the voltage Vi-Vo increases from 0V to (Vi-Vo)max as given in voltage reference screen when the output is shorted to ground.

The foldback current is the current when the maximum output current is reduced using increasing Vi-Vo voltage. This current is shown as part of the current limit graph given in data sheets. Parts performs a quadratic curve fit on the given data points of the foldback current.

Voltage Reference Model

The voltage reference element is not an internal PSpice model. Instead, it is an equivalent circuit, or "macro model," composed of several devices and bound together using the subcircuit feature of PSpice (see .SUBCKT in **[Chapter 1,Commands](#page-39-0)**). The model is a 2-terminal reference circuit diode and includes the following effects:

- reverse dynamic impedance having reverse current dependence,
- reference (reverse breakdown) voltage,
- reference voltage temperature drift,
- reverse leakage characteristics, and
- forward current characteristics.

The model does not include the following effects:

- reverse dynamic impedance having frequency dependence,
- noise voltage, and
- response time.

The voltage reference element is based partly on the following paper:

[1] S. Wong and C. Hu, "SPICE Macro Model for the Simulation of Zener Diode I-V Characteristics," IEEE Circuits & Devices, Vol. 7, No. 4, July 1991, pp. 9-12.

Voltage Reference - Reverse Dynamic Impedance

Device Curve:

- Ir reverse current
- Rz dynamic impedance

Model Parameters:

- NZ reverse breakdown coefficient
- RZ dynamic impedance

This screen shows the reverse dynamic impedance using reverse current at a low frequency. The dynamic impedance is the impedance seen looking into the cathode terminal at a given reverse current.

Data sheets usually present the reverse dynamic impedance characteristics graphically. Obtain Rz at nominal operating temperature. Ir requires positive values.

Voltage Reference - Reference Voltage

Device Data:

Model Parameters:

This screen displays the reverse characteristics as the reverse current increases to the absolute maximum breakdown current. The portion of the curve below Vref is shown as an approximation here. It is more accurately modeled in the Reverse Characteristics screen.

The reverse breakdown voltage is the reference voltage which exhibits tight tolerance and low temperature drift. Obtain Vref at nominal operating temperature (Ir). Data sheets usually reference Irmax under the absolute maximum ratings section. Vref requires positive values.

Temperature Drift

Device Curve:

- Temp operating temperature in degrees Celsius
- Vref reverse breakdown voltage at Temp

Model Parameters:

- TC1 first-order temperature coefficient
- TC2 second-order temperature coefficient

This screen shows the reverse breakdown voltage variation with temperature at the reverse current. Ir is provided in the previous Reference Voltage screen. The curve can pass through Vref at nominal temperature (as specified in the previous Reference Voltage screen).

Parts does a quadratic curve fit to the given data points. If the temperature drift is not shown graphically in data sheets, and only the average temperature coefficient is provided, enter data points so that the maximum deviation of Vref, divided by the maximum temperature range, can result in the correct average temperature coefficient.

Voltage Reference - Reverse Characteristics

Device Curve:

Ir reverse current

Model Parameters:

IREV reverse saturation current

NREV reverse current coefficient

This screen shows the reverse characteristics for reverse voltages up to Vref. See the Reference Voltage screen for voltages greater than Vref.

Data sheets usually show the reverse characteristics graphically. Obtain data points at nominal temperature. Both Vr and Ir require positive values.

Voltage Reference - Forward Characteristics

Device Curve:

- Ifwd forward current @ Vfwd
- Vfwd forward voltage across junction for Ifwd

Model Parameters:

This screen estimates the parameters IS and RS from three voltage and current values. Try to include data from low current values (where the increase in current is exponential), moderate current values, and high current value (where the increase in current is clearly resistive).

Also, it is sometimes helpful to set up traces for a few values of temperature (use the **Trace/Add** command), for adjusting XTI.

Customizing Device Equations

5

Overview

This chapter provides instruction on how to use the Device Equations option.

The purpose of the Device Equations option is to allow the builtin model equations to be changed for one or more of the semiconductor devices. This option is not an addition to PSpice: it is a different packaging of the program which includes the source code for the device model subroutines.

[Introduction on page 5-2](#page-414-0)

[Making Device Model Changes on page 5-3](#page-415-0)

[Recompiling/Linking the Device Equations Option on](#page-425-0) [page 5-13](#page-425-0)

Introduction

There are several kinds of changes that can be made using the Device Equations option. These changes include in ascending order of complexity

changing a parameter's name giving a parameter an alias adding a parameter changing the device equations adding a new device specifying new internal device structure

Note In order to take advantage of this option, Microsoft Visual C++ 32 bit Compiler, version 4.1, must be installed. These compilers will run under Windows 95 or Windows NT. (For the SunPro SPARCompiler 3 is required.)

Making Device Model Changes

To get started, look at the files M.H and MOS.C, which implement the MOSFET equations. The other devices have a similar structure.

M.H contains two important data structure definitions, the structure for the MOS transistor (struct m_), and the structure for the MOS model (struct M_).

During read-in, the simulator creates a copy of the transistor structure for every MOSFET in the circuit and a copy of the model structure for every .MODEL statement of type NMOS or PMOS. The transistor structure is set up using information particular to that transistor, such as the nodes to which it is connected, its length and width, and the locations of its entries in the circuit's conductance matrix. All parameters of the model structure are set up using the values from the .MODEL statement, if one exists; otherwise, the default values are used.

The transistor structure corresponds to the LOC, LOCV, and LX tables in U.C. Berkeley SPICE2. The model structure corresponds to the LOC and LOCM tables in SPICE.

Note Do not change the transistor structure. It is included only to allow compiling of MOS.C.

The simulator needs some way to associate each entry in the model structure using a model parameter name (and default value) in the .MODEL statement. This is accomplished using the ASSOCIATE macro. Just below the model structure in M.H a list of all the parameters can be seen, each in an ASSOCIATE macro. The occurrence of ASSOCIATE "binds" together the structure entry, the parameter name, and a default value. The read-in section of the simulator uses this information to parse the .MODEL statement.

The general procedure to follow for changing the MOSFET model is to change M.H and MOS.C, compile all .C files that use the MOSFET model, and then link the object files to produce a new program (.EXE) file.

Changing a Parameter's Name

This is the easiest change. Find the parameter in the list of ASSOCIATE macros. Change the parameter's name (last item on the line) and/or the default value (middle item). The names and defaults of the model parameters that are supplied can be changed, as well as those parameters that are added.

When the simulator runs, it prints the parameter values for each .MODEL statement unless the NOMOD option is used in the .OPTIONS statement. Normally only parameters which have not been defaulted are listed. A parameter can be forced to be listed, whether or not it has been defaulted, by preceding its name using an "*". For example, VTO is listed that way in M.H.

Giving a Parameter an Alias

Sometimes a parameter requires an alternate name (an alias). Several bipolar model parameters, such as ISE, already have alternate names. The alias for ISE is C2. Look in Q.H at the occurrences of the parameters ISE and C2 in the ASSOCIATE macros for an example of how this is accomplished. There is only one entry in the model structure (Q_ise) for the parameter, but there are two ASSOCIATE entries. This means that either name (ISE or C2) on the .MODEL statement can put a number into the structure entry Q_ise.

Note When model parameters are listed, the first name found in the ASSOCIATE list (searching downward) is the name which is echoed on the output.

Insert the new name first if it is the name to be printed.

Adding a Parameter

Adding a parameter is probably the most common case. The parameter must be added to both the model structure (e.g., struct $M_{\text{}}$) and the corresponding ASSOCIATE list. It is recommended to follow MicroSim's naming convention (e.g., M_wd and M_vto), but it is not required.

Model parameters are set forth as pairs of elements instead of simple floating point values. This is to provide the use of expressions for model parameters. Because of this, when adding a parameter (for example, M new), the following line is required:

 $MXPR(M new, Mx new);$

instead of

float M_new;

Note Do not modify the value of the Mx_new structure element.

The read-in mechanism can handle expressions for user-added parameters. By the time the model code is called, the expressions have been evaluated and their value placed in the appropriate fields. See the include file "m.h" for further examples and comments.

When the simulator is doing a read-in, model parameters are listed for each .MODEL statement (unless NOMOD has been specified on the .OPTIONS statement). Normally, only those parameters that have not been defaulted are listed. A parameter can be forced to be listed, even if it has been defaulted, by preceding its name using an "*" in the ASSOCIATE macro. For instance, VTO in M.H is listed in that manner.

The default value, OMITTED, is used by the simulator to force the calculation of a parameter's value during read-in. For instance, VTO is calculated from other values if it is not given a value. These calculations are built into the read-in and are fixed. It is recommended that parameters that are added by the user be given a normal default value and not be computed by using OMITTED.

Once the parameter has been added, the model structure becomes one parameter longer, and the read-in section of PSpice places a value in its entry. The parameter can now be used in the device code (e.g., MOS.C).

Changing the Device Equations

The device equations are in the file having the same name as the type of device (DIODE.C, BJT.C, JFET.C, MOS.C, GASFET.C). The code in these subroutines use the model parameters and the device's terminal voltages to calculate the branch currents and conductances, and, during transient analysis, the terminal charges and branch capacitances. These equations are neither simple nor easy. A good understanding of U.C. Berkeley's SPICE2G is recommended before making such a change. Two useful references are:

[1] L. W. Nagel, *SPICE2: A Computer Program to Simulate Semiconductor Circuits*, Memorandum No. M520, May 1975.

[2] Ellis Cohen, *Program Reference for SPICE2*, Memorandum No. M592, June 1976.

which are available by sending a check for \$30.00 and \$15.00, respectively, payable to *The Regents of the University of California* to this address:

Cindy Manly EECS/ERL Industrial Support Office 497 Cory Hall University of California Berkeley, CA 94720

Eight weeks are required for delivery.

The code in each of the device source files is arranged into separate functional subsections. Each subsection occurs at least once, but can occur several times for devices that have more than one level. The subsections required are outlined in Table 5-1.

SPICE2G is written in FORTRAN, whereas PSpice is in C. For the device subroutines, as much correspondence as possible has been maintained between the two. Because of FORTRAN, SPICE kept integer and real numbers in different tables: NODPLC (indexed by LOC) and VALUE (indexed by LOCV or LOCM). In PSpice, these have been combined into one structure (e.g., struct m).

The state vector information is constructed somewhat differently, though the overall pattern is similar. In SPICE the state vector information is kept in a set of vectors in VALUE. There is one vector for each time point "remembered" (from 4 to 7, depending on the order of the integration method). Each device's LOC table contains an offset, LX, to its portion of the information in each state vector. In PSpice the number of state vectors is fixed, and each device's state information is kept in its own device structure (e.g., struct m_). For instance, for MOSFETs the state vectors are an array, struct msv def m sv[MSTVCT] in struct m. MSTVCT is the number of state vectors and is defined in TRAN.H to be equal to 4. The definition of msv_def (also in M.H) lists the various currents, conductances, charges, and capacitances that are in the state vector. Finally, M.H contains a set of #defines, which allows accessing of the entries to the state vectors by name. It is these (upper case) names which are then used in MOS.C. This may seem like a roundabout way of constructing the state vector information, but the actual usage (in MOS.C) is quite straightforward and is similar to that in SPICE.

Adding a New Device

The Device Equations option does not allow the addition of an entirely new device. However, in many cases the same thing can be achieved by making use of an existing device.

Suppose, for example, that a lightning arrester device is to be added. The lightning arrester has two terminals, therefore it can be built into the diode equations, because the diode also has two terminals. This means that in the circuit (.CIR) file the lightning arresters would use the letter "D" to start and would refer to a .MODEL statement of the type "D."

At first glance it appears that this would preclude using diodes in circuits, since they have been replaced by lightning arresters. This problem is avoided by keeping all the diode model parameters, adding the lightning arrester parameters, adding a LEVEL parameter, and giving the LEVEL parameter a default of 1. In the diode subroutine (in DIODE.C), a large "if" test would select all the old diode code if LEVEL=1 and all the new lightning arrester code otherwise. The new LEVEL parameter would switch between diode and lightning arrester.

This approach can be extended to as many devices as wanted. This could be:

LEVEL=1 as a diode. LEVEL=2 as a lightning arrester, LEVEL=3 as a gas discharge tube,

and so on. The restriction is that all of the devices added to the "diode" must have two terminals. If the device to be added has three terminals, it must be built into a three terminal device, such as the JFET. The highest number of terminals that can be modeled is four, using the MOSFET. There is not a good way to add devices, such as pentodes, that have five or more terminals.

Specifying Device Internal Structure

Sometimes it is desirable to change the topology of a device in order to accommodate a more elaborate set of parasitic resistances and/or capacitances. To do this requires that positions in the conductance matrix be assigned to include the terms that the additional equations generate. This requires five steps:

- **1** The device header file must have all of the new internal nodes and matrix conductance terms added to the device structure.
- **2** The new matrix elements must be allocated.
- **3** Handles must be provided to access the new matrix elements and bind the nodes to the branches.
- **4** Logic could be needed to support device model parameter checking and updating.

The new device equations have to be added to the device code.

This process can be illustrated by looking at PSpice's JFET and GaAsFET devices. The topologies of these two devices are nearly identical, except that the GaAsFET has an additional internal capacitance, CDS, between the source and drain, and an additional internal resistance, RG, at the gate. This gives the GaAsFET topology one additional node where RG joins the rest of the structure, and two additional internal branches. The following figure shows the internal schematic diagram.

These differences are reflected in the device structure definitions in J.H and B.H. Each of the devices node is given a name and declared to be of type CKT_IDX.

The JFET device structure, j , lists the two internal nodes j d and j s, while the GaAsFET device structure, b, has three internal nodes b d, b_s, and a new one, b_g. The two additional branches in the GaAsFET require three new matrix conductance terms.

The conductance terms are declared type MTX_IDX, and are listed immediately following the internal nodes.

The JFET has a term j_GG, which is the term that appears on the matrix diagonal for the external gate node.

The GaAsFET has an additional gate node which requires one additional matrix diagonal conductance term, b_gg, along with two off-diagonal conductance terms, b Gg and b gG. These are used by the source code in GASFET.C to designate where the conductance terms associated with RG go when the matrix is loaded. CDS doesn't need any additional nodes or matrix terms because the items required are already in place to accommodate the parallel current source, id.

With the nodes and conductance terms taken care of in the device header file, the first step is completed. Step two involves setting up memory allocation to properly incorporate the new equations into the conductance matrix. This is accomplished by modifying DEMATPTR.C. In this file are functions JMatPtr() and BMatPtr(). These functions call the function Reserve() once for each conductance matrix term that was declared in the header file. For instance, when b gg, b Gg, and b gG are added for the GaAsFET, these require corresponding code in BMatPtr() as follows:

```
flag & = Reserve (ng,ng);
flag & = Reserve (nG,ng);
flag & = Reserve (ng,nG);
```
The arguments ng and nG are local variables which serve as aliases for the respective device nodes, b_g and b_G.

The mechanics of step three, binding the nodes and branches, are very similar to the mechanics of step two. This time DEMATLOC.C is modified. The functions of interest are JMatLoc() and BMatLoc(), and they now call Indxcl() instead of Reserve(). The GaAsFET again has three more lines of code:

flag $&$ = Indxcl ($&$ (bloc->b_gg),ng,ng);

flag $&$ = Indxcl ($&$ (bloc->b Gg),nG,ng); flag $&$ = Indxcl ($&$ (bloc->b_gG),ng,nG);

Step four, handling model parameters, is basically the same as it would be for a case not involving topology changes, with one significant exception. This requires handling the case where the parasitics associated with an internal node can be zero. In this case the node must be generated conditionally. An instance of this is the GaAsFET internal resistance RG. If RG is zero, the parasitic resistance between the internal node b g and the external node b G can be removed from the circuit. This is accomplished in the function B_AddInternalNodes() in DEMODCHK.C, using the following line of code:

INTERNAL_NODE(P->B_rg,b_g,b_G);

INTERNAL_NODE() is a macro which performs the required logic, depending on whether the model parameter B_rg is zero or not. The other two calls to this macro in B_AddInternalNodes() correspond to the RD and RS resistances that also exist for the JFET.

The final fifth step doesn't involve any further topological considerations, and is carried out just as it would be otherwise.

Recompiling/Linking the Device Equations Option

The object and source files necessary to make the Windows version of PSpice (PSPICE.EXE) are installed in a directory called DEVEQU. A project file, "PSPICE.MAK," is included to compile and link the program.

The object code assumes that the Microsoft Visual C++ 32-bit edition, version 2.2, or 4.0 compiler (for Windows 95 or Windows NT) is being used.

To create a new PSPICE.EXE, simply load "PSPICE.MAK" into the Visual C++ development environment, and choose the "Build PSPICE.exe" menu item from the "Project" menu.

Once PSPICE.EXE is built, simply add it as an icon to the MicroSim program group. The PSpice directory should also contain the file "msim.iff."

For information on how to obtain the Microsoft compiler, call or write:

Microsoft Corporation One Microsoft Way Redmond, WA 98052-6399 Telephone: (800) 426-9400

Convergence and "Time Step Too Small Errors"

6

Overview

This chapter discusses common errors and convergence problems in PSpice.

[Introduction on page 6-2](#page-427-0)

[Bias Point and DC Sweep on page 6-8](#page-433-0)

[Transient Analysis on page 6-11](#page-436-0)

[Diagnostics on page 6-16](#page-441-0)

Introduction

In order to calculate the bias point, DC sweep and transient analysis for analog devices PSpice must solve a set of nonlinear equations which describe the circuit's behavior. This is accomplished by using an iterative technique - the Newton-Raphson algorithm - which starts by having an initial approximation to the solution and iteratively improves it until successive voltages and currents converge to the same result.

In a few cases PSpice cannot find a solution to the nonlinear circuit equations. This is generally called a "convergence problem" because the symptom is that the Newton-Raphson repeating series cannot converge onto a consistent set of voltages and currents. The following discussion gives some background on the algorithms in PSpice and some guidelines for avoiding convergence problems.

The transient analysis has the additional possibility of being unable to continue because the time step required becomes too small from something in the circuit moving too fast. This is also discussed below.

The AC and noise analyses are linear and do not use an iterative algorithm. The following discussion does not apply to them. Digital devices are evaluated using boolean algebra and this discussion does not apply to them either.

Concepts

Newton-Raphson Requirements

The Newton-Raphson algorithm has the very nice property that *it is guaranteed to converge to a solution*. However, this nice property has some serious strings attached:

- **1** The nonlinear equations must have a solution
- **2** The equations must be continuous
- **3** The algorithm needs the equations' derivatives
- **4** The initial approximation must be close enough to the solution

Each of these can be taken in order. One must keep in mind that PSpice's algorithms are used in computer hardware that has finite precision and finite dynamic range which produce these limits:

- voltages and currents in PSpice are limited to $+/-1e10$ volts and amps,
- derivatives in PSpice are limited to 1e14, and
- the arithmetic used in PSpice is double precision and has 15 digits of accuracy.

Is There a Solution?

The answer is yes for any physically realistic circuit. However, it is not difficult to set up a circuit which does not have a solution within the limits of PSpice's numerics. Consider, for example, a voltage source of one megavolt connected to a resistor of one micro-ohm. This circuit does not have a solution within the dynamic range of currents (+/- 1e10 amps). Here is a sneakier example:

The problem here is that the diode model has no series resistance. Referring to **[Chapter 2,Analog Devices](#page-119-0)**, it can be shown that the current through a diode is:

 $I = IS * e^{V/(N * k * T)}$

N defaults to one and k*T at room temperature is about .025 volts. So, in this example the current through the diode would be:

 $I = 1e-16*e^{200} = 7.22e70$ amps

This circuit also does not have solution within the limits of the dynamic range of PSpice. In general, you should be careful of components without limits built into them. Extra care is needed when using the expressions for controlled sources (i.e., behavioral modeling). It is easy to write expressions whose values can be very large.

Are the Equations Continuous?

The device equations built into PSpice are continuous. The functions available for behavioral modeling are also continuous (there are several functions, such as $int(x)$, which cannot be added because of this). So, for physically realistic circuits the equations can also be continuous. Exceptions that come are usually from exceeding the limits of the numerics in PSpice. Consider the following attempt to approximate an ideal switch using the diode model:

```
.MODEL DMOD(IS=1e-16 N=1e-6)
```
The current through this diode is:

 $I = 1e-16*e^{V/(N+.025)} = 1e-16*e^{V/25e-9}$

Because the denominator in the exponential is so small, the current I is essentially zero for $V < 0$ and almost infinite for $V > 0$. Even if there are external components that limit the current the "knee" of the diode's I-V curve is so sharp that it is almost a discontinuity. The caution again is to avoid unrealistic model parameters. Behavioral modeling expressions need extra care.

Are the Derivatives Correct?

The device equations built into PSpice include the derivatives and these are correct. Depending on the device, the physical meaning of the derivatives is small-signal conductance, transconductance or gain. Unrealistic model parameters can exceed the limit of 1e14, but it requires some effort. The main thing to look at is the behavioral modeling expressions, especially those having denominators.

Is the Initial Approximation Close Enough?

It seems like a Catch-22: Newton-Raphson is guaranteed to converge only if the analysis is started close to the answer. Worse yet, there is no measurement that can tell how close is close enough.

PSpice gets around this by making heavy use of continuity. Each analysis starts from a known solution and uses a variable step size to find the next solution. If the next solution does not converge PSpice reduces the step size, falls back and tries again.

Bias point

The hardest part of the whole process is getting started. That is, finding the bias point. PSpice first tries with the power supplies set to 100%. A solution is not guaranteed, but most of the time the PSpice algorithm finds one. If not, then the power supplies are cut back to almost zero. They are cut to a level small enough that *all nonlinearities are turned off*. When the circuit is linear a solution can be found (very near zero, of course). Then, PSpice works its way back up to 100% power supplies using a variable step size.

Once a bias point is found the transient analysis can be run. It starts from a known solution (the bias point) and steps forward in time. The step size is variable and is reduced as needed to find further solutions.

DC sweep

The DC sweep uses a hybrid approach. It uses the bias point algorithm (varying the power supplies) to get started. For subsequent steps it uses the previous solution as the initial approximation. The sweep step is not variable, however. If a solution cannot be found at a step then the bias point algorithm is used for that step.

The whole process relies heavily on continuity. It also requires that the circuit be linear when the supplies are turned off.
STEPGMIN

An alterative algorithm is GMIN stepping. This is not obtained by default, and is enabled by specifying the circuit analysis option STEPGMIN (either using .OPTION STEPGMIN in the netlist, or by making the appropriate choice from the Analysis/Setup/Options menu). When enabled, the GMIN stepping algorithm is applied after the circuit fails to converge with the power supplies at 100 percent, and if GMIN stepping also fails, the supplies are then cut back to almost zero.

GMIN stepping attempts to find a solution by starting the repeating cycle with a large value of GMIN, initially 1.0e10 times the nominal value. If a solution is found at this setting it then reduces GMIN by a factor of 10, and tries again. This continues until either GMIN is back to the nominal value, or a repeating cycle fails to converge. In the latter case, GMIN is restored to the nominal value and the power supplies are stepped.

Bias Point and DC Sweep

Power supply stepping

As previously discussed, PSpice uses a proprietary algorithm which finds a continuous path from zero power supplies levels to 100%. It starts at almost zero (.001%) power supplies levels and works its way back up to the 100% levels. The minimum step size is 1e-6 (.0001%). The first repeating series of the first step *starts at zero for all voltages*.

Semiconductors

Model parameters

The first consideration for semiconductors is to avoid physically unrealistic model parameters. Remember that as PSpice steps the power supplies up it has to step carefully through the turn on transition for each device. In the diode example above, for the setting $N=1e-6$, the knee of the I-V curve would be too sharp for PSpice to maintain its continuity within the power supply step size limit of 1e-6.

Unguarded p-n junctions

A second consideration is to avoid "unguarded" p-n junctions (no series resistance). The above diode example also applies to the p-n junctions inside bipolar transistors, MOSFETs (drain-bulk and source-bulk), JFETs and GaAsFETs.

No leakage resistance

A third consideration is to avoid situations which could have an ideal current source pushing current into a reverse-biased p-n junction without a shunt resistance. Since p-n junctions in PSpice have (almost) no leakage resistance and would cause the junction's voltage to go beyond 1e10 volts.

The model libraries which are part of PSpice follow these guidelines.

Typos can cause unrealistic device parameters. The following MOSFET:

M1 3, 2, 1, 0 MMOD L=5 W=3

has a length of five meters and a width of three meters instead of micrometers. It should have been:

M1 3, 2, 1, 0 MMOD L=5u W=3u

PSpice flags an error for L too large, but cannot for W because power MOSFETs are so interdigitated (a zipper-like trace) that their effective W can be very high. The LIST option can show this kind of problem. When the devices are listed in the output file their values are shown in scientific notation making it easy to spot unusual values.

Switches

PSpice switches have gain in their transition region. If several are cascaded then the cumulative gain can easily exceed the derivative limit of 1e14. This can happen when modeling simple logic gates using totempole switches and there are several gates in cascaded in series. Usually a cascade of two switches works but three or more can cause trouble.

Behavioral Modeling Expressions

Range limits

Voltages and currents in PSpice are limited to the range +/- 1e10. Care must be taken that the output of expressions fall within this range. This is especially important when one is building an electrical analog of a mechanical, hydraulic or other type of system.

Source limits

where the output is limited to $+/- 15$ volts.

Transient Analysis

The transient analysis starts using a known solution - the bias point. It then uses the most recent solution as the first guess for each new time point. If necessary, the time step is cut back to keep the new time point close enough that the first guess allows the Newton-Raphson repeating series to converge. The time step is also adjusted to keep the integration of charges and fluxes accurate enough.

In theory the same considerations which were noted for the bias point calculation apply to the transient analysis. However, in practice they show up during the bias point calculation first and, hence, are corrected before a transient analysis is run.

The transient analysis can fail to complete if the time step gets too small. This can have two different effects:

- **1** The Newton-Raphson iterations would not converge even for the smallest time step size, or
- **2** Something in the circuit is moving faster than can be accommodated by the minimum step size.

The message PSpice puts into the output file specifies which condition occurred.

Skipping the Bias Point

The SKIPBP option for the transient analysis skips the bias point calculation. In this case the transient analysis has no known solution to start from and, therefore, is not assured of converging at the first time point. Because of this, its use is not recommended. It inclusion in PSpice is to maintain compatibility with UC Berkeley SPICE. SKIPBP has the same meaning as UIC in Berkeley SPICE. UIC is not needed in order to specify initial conditions.

The Dynamic Range of TIME

TIME, the simulation time during transient analysis, is a double precision variable which gives it about 15 digits of accuracy. The dynamic range is set to be 15 digits minus the number of digits of accuracy required by RELTOL. For a default value of RELTOL = .001 $(0.1\% \text{ or } 3 \text{ digits})$ this gives $15-3 = 12 \text{ digits}$. This means that the minimum time step is the overall run time (TSTOP) divided by 1e12. The dynamic range is large but finite.

It is possible to exceed this dynamic range in some circuits. Consider, for example, a timer circuit which charges up a 100uF capacitor to provide a delay of 100 seconds. At a certain threshold a comparator turns on a power MOSFET. The overall simulation time is 100 seconds. For default RELTOL this gives us a minimum time step of 100 picoseconds. If the comparator and other circuitry has portions that switch in a nanosecond then PSpice needs steps of less than 100 picoseconds to calculate the transition accurately.

Failure at the First Time Step

If the transient analysis fails at the first time point then usually there is an unreasonably large capacitor or inductor. Usually this is due to a typographical error. Consider the following capacitor:

C 1 3, 0 10uf

"1O" (has the letter O) should have been "10." This capacitor has a value of one farad, not 10 microfarads. An easy way to catch these is to use the LIST option (on the .OPTIONS command).

LIST

The LIST option can echo back all the devices into the output file *that have their values in scientific notation*.

That makes it easy to spot any unusual values. This kind of problem does not show up during the bias point calculation because capacitors and inductors do not participate in the bias point.

Similar comments apply to the parasitic capacitance parameters in transistor (and diode) models. These are normally echoed to the output file (the NOMOD option suppresses the echo but the default is to echo). As in the LIST output, the model parameters are echoed in scientific notation making it easy to spot unusual values. A further diagnostic is to ask for the detailed operating bias point (.TRAN/OP) information.

.TRAN/OP

This lists the small-signal parameters for each semiconductor device including the calculated parasitic capacitances.

Parasitic Capacitances

It is important that switching times be nonzero. This is assured if devices have parasitic capacitances. The semiconductor model libraries in PSpice have such capacitances. If switches and/or controlled sources are used, then care should be taken to assure that no sections of circuitry can try to switch in zero time. In practice this means that if any positive feedback loops exist (such as a Schmidt trigger built out of switches) then such loops should include capacitances.

Another way of saying all this is that during transient analysis the circuit equations must be continuous over time (just as during the bias point calculation the equations must be continuous with the power supply level).

Inductors and Transformers

While the impedance of capacitors gets lower at high frequencies (and small time steps) the impedance of inductors gets higher.

Note The inductors in PSpice have an infinite bandwidth.

Real inductors have a finite bandwidth due to eddy current losses and/or skin effect. At high frequencies the effective inductance drops. Another way to say this is that physical inductors have a frequency at which their Q begins to roll off. The inductors in PSpice have no such limit. This can lead to very fast spikes as transistors (and diodes) connected to inductors turn on and off. The fast spikes, in turn, can force PSpice to take unrealistically small time steps.

Comments It is recommended that all inductors have a parallel resistor (series resistance is good for modeling DC effects but does not limit the inductor's bandwidth).

The parallel resistor gives a good model for eddy current loss and limits the bandwidth of the inductor. The size of resistor should be set to be equal to the inductor's impedance at the frequency at which its Q begins to roll off. For example, a common one millihenry iron core inductor begins to roll off at no less than 100KHz. A good resistor value to use in parallel is then $R = 2*\pi*100e3*.001 = 628$ ohms. Below the roll-off frequency the inductor dominates; above it the resistor does. This keeps the width of spikes from becoming unreasonably narrow.

Bipolar Transistors Substrate Junction

The UC Berkeley SPICE contains an unfortunate convention for the substrate node of bipolar transistors. The collector-substrate p-n junction has *no DC component*. If the capacitance model parameters are specified (e.g., CJS) then the junction has (voltage-dependent) capacitance but no DC current. This can lead to a sneaky problem: if the junction is inadvertently forward-biased it can create a very large capacitance. The capacitance goes as a power of the junction voltage. Normal junctions cannot sustain much forward voltage because a large current flows. The collector-substrate junction is an exception because it has no DC current.

If this happens it usually shows up at the first time step. It can be spotted turning on the detailed operating point information (.TRAN/OP) and looking at the calculated value of CJS for bipolar transistors. The whole problem can be prevented by using the PSpice model parameter ISS. This parameter "turns on" DC current for the substrate junction.

Diagnostics

If PSpice encounters a convergence problem it inserts into the output file a message that looks like the following.

```
ERROR -- Convergence problem in transient analysis at Time = 7.920E-03
     Time step = 47.69E-15, minimum allowable step size = 300.0E-15
These voltages failed to converge:
V(x2.23) = 1230.23 / -68.4137V(x2.25) = -1211.94 / 86.6888These supply currents failed to converge:
I(X2.L1) = -36.6259 / 2.25682I(X2.L2) = -36.5838 / 2.29898These devices failed to converge:
X2.DCR3 X2.DCR4 x2.ktr X2.Q1 X2.Q2 
Last node voltages tried were:
NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( 1) 25.2000 ( 3) 4.0000 ( 4) 0.0000 ( 6) 25.2030
(x2.23) 1230.2000 (X2.24) 9.1441 (x2.25) -1211.9000 (X2.26) 256.9700
(X2.28) -206.6100 (X2.29) 75.4870 (X2.30) -25.0780 (X2.31) 26.2810
(X3.34) 1.771E-06 (X3.35) 1.0881 (X3.36) .4279 (X2.XU1.6) 1.2636
```
The message always includes the banner (ERROR -- convergence problem ...) and the trailer (Last node voltages tried were ...). It cannot include all three of the middle blocks.

The "Last node voltages tried..." trailer shows the voltages tried at the last Newton-Raphson iteration. If any of the nodes have unreasonable large values this is a clue that these nodes are related to the problem. "These voltages failed to converge" lists the specific nodes which did not settle onto consistent values. It also shows their values for the last two iterations. "These supply currents failed converge" does the same for currents through voltage sources and inductors. If any of the listed numbers are $+/- 1e10$ then that is an indication that the value is being clipped from an unreasonable value. Finally, "These devices failed to converge" shows devices whose terminal currents or core fluxes did not settle onto consistent values.

The message gives a clue as to the part of the circuit which is causing the problem. Looking at those devices and/or nodes for the problems discussed above is recommended.

PSpice vs. SPICE

Overview

A discussion on the differences between PSpice and SPICE is in this chapter.

Comparison Between PSpice and SPICE

PSpice is a member of the SPICE family of circuit simulators. The programs in this family come from the SPICE2 circuit simulation program developed at the University of California at Berkeley during the early 1970's. The algorithms of SPICE2 were developed into more powerful and faster algorithms than those of the earlier versions. The general use and speed of SPICE2 led to its becoming the *de facto* standard for analog circuit simulation. PSpice uses the same general algorithms as SPICE2 and also conforms to its format for input and output files. For more information on SPICE2, see the references listed here, especially the thesis by Laurence Nagel.

[1]L. W. Nagel, *SPICE2: A Computer Program to Simulate Semiconductor Circuits*, Memorandum No. M520, May 1975.

[2]Ellis Cohen, *Program Reference for SPICE2*, Memorandum No. M592, June 1976.

PSpice, the first SPICE-based simulator available on the IBM-PC, started delivering in January of 1984.

Convergence and performance is what sets PSpice apart from all the others in the SPICE family. Many SPICE programs became available on the IBM-PC in mid-1985, after Microsoft released their FORTRAN compiler version 3.0. Most of these SPICE programs are modified little from the U.C. Berkeley code. In the area of convergence, PSpice has a two-year lead in improving convergence and a *customer base that is larger than all of the other SPICE simulators combined* (including those SPICEs offered for workstations and mainframes). This larger customer base provides more feedback and faster response, than any other SPICE program is likely to receive.

PSpice Differences

The version of SPICE2 referred to is SPICE2G.6 from the University of California at Berkeley.

PSpice runs any circuit which SPICE2 can run with these exceptions:

- **1** Circuits which use .DISTO (small-signal distortion) analysis. U.C. Berkeley SPICE supports the .DISTO analysis but contains errors. Also, the special distortion output variables (e.g., HD2 and DIM3) are not available. Instead of the .DISTO analysis we recommend running a transient analysis and looking at the output spectrum using the Fourier transform mode of *Probe*. This technique shows the distortion (spectral) products for both small-signal and large-signal distortion.
- **2** These options on the .OPTIONS statement are not available in PSpice:
	- LIMTIM: it is assumed to be 0
	- LVLCOD: no in-line machine code is generated
	- METHOD: a combination of trapezoidal and gear integration is always used
	- MAXORD: a combination of trapezoidal and gear integration is always used
	- LVLTIM: truncation error time step control is always used
	- ITL3: truncation error time step control is always used
- **3** The IN= option on the .WIDTH statement is not available. PSpice always reads the entire input file regardless of how long the input lines are.
- **4** Voltage coefficients for capacitors, and current coefficients for inductors must be put into a .MODEL statement instead of on the device statement.
- **5** PSpice does not allow the use of nested subcircuit definitions.

If this construct is used:

```
.SUBCKT ABC 1 2 3
...
       .SUBCKT DEF 4 5 6
       ...
       .ENDS
...
.ENDS
```
It is recommended that the definitions be separated into:

```
.SUBCKT ABC 1 2 3
...
X1 ... DEF
...
.ENDS
.SUBCKT DEF 4 5 6
...
.ENDS
```
Note Subcircuit calls could be nested.

- **6** The .ALTER command is not supported in PSpice. Use instead the .STEP command to modify specific parameters over multiple PSpice runs.
- **7** The syntax for the *one-dimensional* POLY form of E, F, G, and H devices is different. PSpice requires a dimension specification of the form POLY(1) while SPICE does not.

PSpice produces basically the same results as SPICE. There can be some small differences, especially for values crossing zero, due to the corrections made for convergence problems. The semiconductor device models are the same as in SPICE.

Using MicroSim Products on Unix

Overview

The following topics are covered:

[Building Model Files Using Parts on page 8-2](#page-448-0) discusses how to create new devices using the Parts utility program.

[Stimulus Generation on page 8-16](#page-462-0) leads you through the steps to generate stimuli for your circuit designs using the Stimulus Editor.

[Stimulus Editor \(StmEd\) on page 8-21](#page-467-0) describes the toolbar buttons and menu functions of the Stimulus Editor.

Building Model Files Using Parts

Overview

As already described in earlier chapters, PSpice is shipped with the Analog Library and the Digital Library containing device model and subcircuit definitions for thousands of off-the-shelf analog and digital parts. For most users, the parts described in these libraries should sufficiently meet their design goals. These pre-defined parts can be easily referenced by part name in the circuit file as long as the library files containing them are declared in LIB statements.

For some users, however, it is necessary to define new parts. New parts can be manually created within your circuit file using the .MODEL and .SUBCKT/.ENDS commands. Better yet, the new part definitions can be placed in *user-defined library files* for reuse in many circuit files. As in the Analog Library and the Digital Library, a .LIB statement must be included in your circuit file identifying your user-defined library file.

The Parts utility program is available to ease the creation of new *analog* devices. Using Parts, .MODEL, and .SUBCKT definitions are automatically generated to external files by simply entering data sheet values for the wanted components. These can be manually incorporated into user-defined library files. This chapter focuses on using Parts to characterize selected analog device classes and to generate the model and subcircuit definitions.

Note When a new part is generated (or an existing part is modified) the new data is stored in a file which is given the same name as the part. The name is case sensitive, and the characters in the file name must be used exactly as the name was originally entered. If the device is later accessed through Parts, the name must be entered in exactly the same way; otherwise a new file is created.

Analog Device Creation using the Parts Program

One of the difficult areas in using analog circuit simulators is finding accurate models for off-the-shelf parts. The Parts program is a tool for customizing the model parameters for standard devices, such as bipolar transistors, and the subcircuit definitions for more complex models, such as operational amplifiers. Parts helps to convert information from the component manufacturer's data sheet (without taking measurements of a real device) into parameter values used by PSpice.

The question could be asked, "Why do I need to model these devices? Won't the data sheet values work?" Well, yes and no. Yes, for simpler devices such as resistors, which only need the resistance value to have a complete model. No, for more complex devices, especially semiconductor devices. This is because the physical model for predicting how a transistor operates views the transistor from the "inside," while the manufacturer provides measurements that show how the transistor operates from the "outside." Therefore, a conversion is necessary from data sheet values to physical model parameters.

Data sheet information shows what the manufacturer guarantees when a part is bought. The device's operating characteristics can fall within the range specified: a particular part could be near the minimum value of one specification and near the maximum value of another. A typical value is given for some specifications to show how most of the devices operate. Though Parts can work using measurements taken from a specific device, it is sufficient to use typical values from the data sheet for most of your simulation work. A best/worst case model can be created for checking your design.

Device Specification Screen

Once the type of device model is selected, a series of interactive screens are presented such as the one shown in the following figure for opamps.

Figure 8-1 *Opamp specification screen for large signal swing*

Each screen describes a different device characteristic in terms of its data sheet information and its model parameters. In this case, large signal swing is depicted for opamp O12345. The data sheet information relevant to this characteristic is displayed in the upper list on the right. Relevant model parameters are displayed in the lower list on the right.

Data sheet information can be entered or modified for each characteristic (screen). For opamps, this information is described as Device Data. By selecting the Device_data menu item at the bottom of the screen, any or all of the data sheet parameters can be altered. (For other device types, data sheet information is presented as a Device Curve and can be modified by choosing the Device_curve menu item.) Once complete, the model parameters in the lower list are automatically updated, as is the graph.

Alternatively, model parameters can be altered by choosing the Model_parameters menu item. Changes are automatically reflected in the graph, only. The *estimated* model parameters can be recovered by re-entering one of the items in the upper list. Figure 8-2 depicts the two ways in which model parameters can be modified and hence, update the graph of the device characteristic. Data sheet information can be entered and model parameters automatically calculated. Or, model parameters can be explicitly modified.

Figure 8-2 *Process and data flow in Parts*

Though *what-if* results can be explored by either means, it is customary to vary the data sheet information list to obtain new model parameters.

The device characteristic *screens* are presented in an order designed to model the most independent model parameters first. Later parameters depend on earlier ones, for example, the forward beta of a bipolar transistor affects its saturation voltage. In opamps, the parameters are modeled first for large signal swing, followed by open loop gain, then by open loop phase, and finally by the maximum output swing.

PSpice Model Files (.MOD)

Each .MODEL and .SUBCKT definition generated by Parts is output to a unique PSpice model file. The PSpice model file name is nominally composed of the part name using the .mod

extension. For devices intrinsic to PSpice (i.e., devices using template models built into PSpice), the file contains a .MODEL statement using all of the parameters generated by Parts in the correct format. The first letter in file name must be the letter representation of the device type. For example, the file for part 2N3904 is named $q2n3904 \text{ mod}$, where q is the SPICE convention for bipolar transistors.

For more complex models, the file contains a .SUBCKT statement (subcircuit definition) using several lines of circuit description and model information. The nominal file name is used for subcircuits. If, in a single Parts session, the parameters for the 1N914 diode are extracted, the 2N3306 transistor, and the OP27 opamp, three files are generated named d1n914.mod, q2n3306.mod, and op27.mod. Note that the first two files have names starting with α and α respectively, that reflects the intrinsic device type for the model definition. The op27.mod file contains a subcircuit definition.

All of these files are saved to your default directory. The files are ordinary text files, which can be copied or changed using a text editor. Using the .LIB command, they can be referenced in your circuit file. However, it is recommended that these files be collected into a larger user-defined library file.

To collect all of the files into one library, use a text editor or refer to your operating system manual for copying several files together into one larger file. For example, the Unix cat (concatenate) command can be used to append the new models into the library file myparts.lib as follows:

```
cat *.mod >> myparts.lib
```
Parts Model Data Files (.MDT)

Every time a PSpice model file (.mod) is written to disk, a Parts model data file (.mdt) is also written to disk. This file contains information describing the modeling session, and in effect, *freezes* the session so it can be resumed later. If the same device name is used in a later Parts session, the data found in the .mdt file is automatically read in. Like the .mod file, the name of this file is the device name with a mdt extension.

Converting Model Files to MDT Format

Model files (.mod or .lib) can be converted to the .mdt format. Thus, existing device model definitions can be pulled into Parts in order to

- view performance curves,
- run *what-if* analyses, and
- create new model derivatives for use in simulation.

To run the conversion

1 Start Parts by typing the following at the shell tool prompt:

parts

This produces the menu list box of part types that can be modeled and an entry to run the conversion.

- **2** Select the Model to MDT file converter entry by typing A at the Select prompt.
- **3** At the prompt, enter the name of the .mod model file to be converted (exclude the .mod extension because it is automatically appended to the file name). This file must reside in the current working directory.
- **Note** The convertor expects only one device model per .mod file. If multiple model definitions are contained in the file, only the first definition is converted.

Conversions are supported for diodes, BJTs, JFETs, and level 3 MOSFETs.

Supported Device Types

As already mentioned, Parts produces either a .MODEL definition of the device or a .SUBCKT definition of the device. Devices such as diodes and bipolar transistors are derived from PSpice's intrinsic template models. Hence, the .MODEL statement is used.

Opamps, on the other hand, are defined as a macromodel or subcircuit whereby a collection of circuit elements are bound together in a single package. Below is a summary the device model types supported in Parts.

Table 8-1 *Device Models Supported in Parts*

Running Parts

Setup Requirements

Parts requires the presence of a device file. If no device file is specified, Parts looks for the device file pspice.dev. StmEd also uses this device file. Therefore, if your system is already setup for StmEd, nothing more is needed to set it up for Parts. Otherwise, your device file must be set up manually or use the SetupDev utility.

Foreground, background, and trace colors can be configured for Parts in the color configuration file pspice.clr. This file is also used by StmEd. If the file is **not** found, a default configuration is used: six trace colors (green, red, blue, yellow, magenta, and cyan), black background, and white foreground.

Manual Start-up

To run Parts, simply type:

```
parts [options]*
```
where

options are the command line options such as command file $(-c \text{ -}$ (-c - \le $\frac{1}{2}$), \log file $(-1 \text{ -}$ \le $\frac{1}{2}$).

Refer to the MicroSim installation guide for details on setting up the device file.

Refer to the MicroSim installation guide for details on customizing this file.

Specifying a New Device

This section presents the steps for modeling a simple diode device. To get started, execute the command

parts

to run the program. Parts is a stand-alone program and does **not** depend on PSpice or Probe for files (though it can share the same device file with other programs).

Below the Parts logo message, there is a menu list box of the devices that Parts can model, as shown in Figure 8-3. All Parts commands and selections are activated through the menu.

Each item in the menu has a number or, if there are more than ten items, a letter preceding the item. After the last menu item, is a suggested command entry. This is the default and is selected if the $[$ Enter $]$ key is pressed. For this example, pressing 1 or $[$ Enter selects the same menu item.

Figure 8-3 *Select device display for Parts*

To model a diode, press 1. Now a device name is required. This can be the part number, such as 1N4935.

Type 1n4935 followed by **Enter** to move to the first modeling screen. A screen similar to that of [Figure 8-4](#page-457-0) appears for modeling the forward current of a diode.

Figure 8-4 *Initial screen for diode model*

When a modeling session begins, the following occurs:

- the screen goes into graphics mode
- a graph for the current device characteristic is displayed
- a command menu is displayed (bottom)
- the device name and screen name are displayed (upper right)
- lists using data sheet information and model parameters are displayed (right side)

The device name is the name that must be used in your PSpice circuit files to refer to this device. It is also the name of the file that Parts creates when this device is fully characterized. In this example, the file is named using the format d<device name>.mod where d is the PSpice intrinsic device type character for a diode and the <device name> is 1N4935. This file has all of the model parameters recorded in it for use by PSpice.

Note Device names and the associated Parts file names are case sensitive.

The screen name is also the label for the graph, which is similar to the graphs on a data sheet. Each screen name is unique to a device, and is used as a guide through this tutorial.

A command menu is provided at the bottom of the screen.

To set the X axis to the range .6 to 1.6 volts

Select the command X_axis followed by Set_range, and type $.6, 1.6$ followed by Enter in the range text box.

To add values for the device curve

The values in this list come from measurements reported on the data sheet. Select the command Device curve, and immediately start entering data points as pairs of numbers. In this case, enter the forward voltage (Vfwd) first, followed by Enter. Then enter the forward current (Ifwd) followed by **Enter.** Use the following values:

```
Vfwd = 1Tfwd = 1
```
After the last [Enter], a menu appears which allows changes to the data curve. At this point, select Exit, or press [Esc].

The screen changes and is similar to that of [Figure 8-5](#page-459-0). The lower data list has model parameters using values for the PSpice model being worked on. These parameters are *fitted* whenever the device data is complete enough to do a fit. The model parameters are re-fitted whenever the Fit command is selected, or when a value is changed in the device data. (Parts does **not** keep track of the value that is changed, so entering the same value still activates a fit.)

The graph shows the effect of the changed model parameter values. At this point, the example diode has been given a new value for the model parameter IS only, since there is only one data point.

To add another data point to fit values for both IS and N

Select the command Device curve, then select Add, and use the following values:

 $Vfwd = .8$ $Itwd = .15$

Figure 8-5 *Diode model screen after entering one data point in the device curve*

Notice that the list keeps its values in order. Select Exit or press E. The screen changes and is similar to that of [Figure 8-7.](#page-460-0)

Figure 8-6 *Diode model screen after entering two data points in the device curve*

This time, both IS and N have new values.

To add another data point to fit values for IS, N, and RS

Choose the command Device curve, then select Add, and use the following values:

```
Vfwd = 1.4Itwd = 10
```
Select Exit, or press $\lceil \sec \rceil$.

The screen changes once again and is similar to that of Figure 8-7. This time, IS, N, and RS have new values. Look at these values closely, to remember them, and then select the Fit command. The model parameters should change slightly, adjusting to make a better fit. In regular use, selecting the Fit command can continue until the model parameters stop changing.

Figure 8-7 *Diode model screen after entering three data points in the device curve*

Choosing Next_set displays the screen for the next device characteristic and its associated parameters. But before trying that, stop Parts by select Exit to get back to the Parts logo screen (some disk activity can be noticed) followed by Exit Progra**m** to quit.

Now, use a directory command to look for the PSpice model file just created (d1n4935.mod). Print the file to your screen or printer. It should look like this:

```
.model d1n4935 D (Is=39.14u ...
```
Look for the Parts model data file just created (d1n4935.mdt). Restart Parts, select Diode, and enter the same diode name, 1n4935. The first graphics screen should reappear using all of the modeling data from the last time Parts was run for this model. All of the session data came from the Parts model data (.mdt) file. Continue modeling this device on your own.

Stimulus Generation

Overview

Several device types are available for generating stimuli for your circuit.

Table 8-2 *Stimulus Device Summary*

Device Type	Mode	Description
V	Analog	Independent voltage source
T	Analog	Independent current source
U STIM	Digital	Stimulus generator
U FSTIM	Digital	File stimulus device

The analog devices can generate waveforms of these types:

- sine wave
- repeating pulse
- exponential pulse
- single-frequency FM
- piecewise linear

Digital stimuli can produce complex timing relations using repeating segments.

Stimulus devices can be defined manually by editing your circuit file for those device instances (with the exception of the *digital file stimulus device,* which reads input data from a file). The process is partly automated using the interactive stimulus device design aid, the Stimulus Editor (StmEd).

The piecewise linear waveform can approximate any given was inform

Stimulus Generation using StmEd

StmEd can quickly set up and verify the analog and digital stimulus (input) waveforms for a simulation. Menu prompts provide the necessary parameters as guides, such as the rise time, fall time, and period of an analog repeating pulse, or the complex timing relations with repeating segments of a digital stimulus. Graphical feedback allows for quick verification of the waveform characteristics.

The stimuli and all the other components are saved in the circuit file. Therefore, when many similar simulations are run, it is only necessary to set up the input waveforms once.

Running StmEd

StmEd requires the presence of a device file. If no device file is specified, StmEd looks for the device file pspice.dev. The Parts program also uses this file. Therefore, if your pspice.dev file is already set up for Parts, nothing more is needed to set it up for StmEd. If not, set up the device file manually or use the SetupDev utility.

Foreground, background, and trace colors can be configured for StmEd in the color configuration file pspice.clr. This is the same file used by Parts. If the file is **not** found, the default configuration is used: six trace colors (green, red, blue, yellow, magenta, and cyan), black background, and white foreground

StmEd can be run from the system prompt using the command:

```
stmed [options]* [<circuit file>]
```
where

Refer to the MicroSim installation guide for details on the SetupDev utility.

Refer to the MicroSim installation guide for details on customizing this file

Figure 8-8 Typical StmEd waveform display

Figure 8-9 Modifying a sinusoidal waveform

Figure 8-10 Display of VPULSE from EXAMPLE1

StmEd Tutorial for an Analog Stimulus

Use StmEd to edit the stimuli in the circuit file example1.cir that is shipped with PSpice. First start StmEd by typing: stmed example1.cir

A plot similar to that of Figure 8-8 should display. It shows the transient waveform for the independent voltage source VIN. This plot is the only independent source having a transient behavior specification of SIN(0 0.1 5MEG).

Note To add the other stimuli to the plot for modification, use the Plot control command and then the Display stimulus command to list VCC and VEE as choices for display and modification.

To change the transient waveform of VIN, select the Modify stimulus command from the Main Menu. In the bottom portion of the display, similar to that of Figure 8-9, notice that VIN has a transient specification type of SIN (sinusoidal) and a list of values for each of the parameters that describe the waveform.

To change the peak amplitude from .1 volts to .2 volts

- **1** choose the Transient parameters command.
- **2** Select VAMPL from the list of parameter names.
- **3** Enter .2 and press Enter.
- **4** Select Exit.

The waveform should now be redrawn using a peak amplitude of .2 volts.

5 Select Exit again to return to the Main Menu.

To create a new stimulus

- **1** Select the New_stimulus command from the Main Menu.
- **2** When asked for the name, type VPULSE and press Enter.
- **3** Select PULSE from the Transient Parameter Menu to create a pulsed waveform.
- **4** Type -1v at the prompt to define the waveform and press Enter.
- **5** Repeat steps 1-4 for 1v, .1u, .1u, .1u, .1u, and .4u (the initial voltage, pulsed voltage, delay, rise time, fall time, pulse width, and period, respectively).

To exit the program

Repeatedly select the Exit command until the Exit_program command appears.

Exit program writes the changes made to VIN and the new stimulus VPULSE into example1.cir. Select Abort_program if saving the changes in example1.cir is **not** wanted.

StmEd Tutorial for a Digital Stimulus

StmEd can be used to edit the digital stimulus in the circuit file digital.cir that is shipped with MicroSim software platforms supporting mixed analog/digital design. Start StmEd by typing:

stmed digital.cir

This time, plots are presented for both the analog stimulus VIN, and the digital stimulus U2 as shown in Figure 8-11.

To modify U2

- **1** Select the Modify_stimulus command from the Main Menu.
- **2** Mark U2 as the current stimulus to be edited by pointing to its name (to the left of the digital area) using the mouse, and clicking the left mouse button.

A < symbol appears to the right of U2 indicating that it is current. Type **Enter** to display the edit screen for U2.

Notice that the U2 device is described by digital state value changes at specified time intervals.

- **3** Select the Add command item, followed by the Set selection.
- **4** Type 900.00E-9 for the time value as shown in Figure 8-12.

Then type 1 for the digital state value.

Figure 8-11 Analog and digital stimuli in digital.cir

Figure 8-12 Editing the digital stimulus

5 To stop adding digital stimulus commands, type [Esc] followed by selecting the Exit from the menu.

Figure 8-13 Modified U2 digital stimulus

Changes can now be saved to digital.cir by exiting the program.

Stimulus Editor (StmEd)

Overview

StmEd lets you quickly set up and verify the stimulus (input) waveforms for a simulation. Menu prompts guide you to provide the necessary parameters, such as the rise time, fall time, and period of a repeating pulse. You also have the capability to enter waveforms graphically using a mouse. Graphical feedback lets you quickly verify the waveform. The available analog waveforms are: sine wave, repeating pulse, exponential pulse, single-frequency FM, and piecewise linear. The piecewise linear waveform consists of a series of (<time>,<value>) pairs and can be used to approximate any given waveform.
User Interface

Toolbar Buttons

Toolbar buttons provide shortcuts for initiating common stimulus editing functions. Choosing a toolbar button (by a click), invokes the same response as would selecting the corresponding menu item. Below is a list of the StmEd toolbar buttons and the equivalent menu item or action taken in StmEd.

Table 8-3 *Stimulus Editor Toolbar Buttons*

Button	Equivalent Menu Item or Action
	File/New
\mathbb{R}	File/Open
EI	File/Save
ei	Immediate hard copy print
XX)	Stimulus/New Stimulus
	Stimulus/Get Stimulus
€	Edit/Attributes
$\overline{\mathbb{Z}}$	Edit/Add
$ \mathbb{R} $	View/In
\mathbb{R}^2	View/Out
$\mathbb Q$	View/Area
	View/Fit
	Plot/Axis Setting

Menu Structure

Menu Function Definition

Exit Menu

This menu appears when you are about to exit StmEd.

Main Menu

This menu appears when you start StmEd. When you are in this menu, one or more plots are displayed on the screen. If there are multiple plots displayed at one time, one plot will be marked as the selected plot by the characters SEL>>. Some commands, such as New_stimulus and Modify_stimulus, only work with one plot at a time. In the case where there are multiple plots displayed at one time, the commands will only effect the selected plot.

If you are editing an existing circuit file, StmEd will read in the file and display the first four stimuli (I- or V-devices) that have a transient specification. Stimuli that are not initially displayed may be added to a plot by using the commands in the Plot Control menu.

Exit

Exits the Main menu and returns to the Exit menu.

New_stimulus

Adds a new stimulus (either an independent current or voltage source, or digital stimulus) to the currently selected plot. You will be prompted to enter a device name. Enter a name beginning with V to add a voltage source, I to add a current source, or U to add a digital stimulus.

Modify_stimulus

Allows you to change an existing stimulus that is displayed on the currently selected plot. After selecting Modify_Stimulus, you will be prompted to select the stimulus to modify. Either the Analog Modify Stimulus menu or Digital Modify Stimulus menu will be displayed, depending on the type of stimulus chosen.

Delete_stimulus

Enters the Delete Stimulus menu, which allows you to delete one or all of the stimuli that are displayed in the currently selected plot. Deleting will also remove the stimuli from the circuit file.

Exit

Exits the Delete Stimulus menu and returns to the Main menu.

All

Removes all analog and digital stimuli from the currently selected plot.

all_Digital

Removes all of the digital stimuli from the currently selected plot.

all_aNalog

Removes all of the analog stimuli from the currently selected plot.

Select

Allows you to select one or more analog and/or digital stimuli to be removed. The stimulus selection process is accomplished by highlighting the desire stimlui and then pressing [Enter] to remove them.

After selecting Select, the first analog stimulus is highlighted. If only digital stimuli are displayed, then the first digital stimulus is highlighted. If the currently highlighted stimulus is one to be removed, use the Space to mark that stimulus for removal. The highlight may be moved among the analog stimuli using the \leftarrow and \rightarrow , and the digital stimuli using the \uparrow and \downarrow . The \uparrow and \Box may also be used to scroll the digital stimuli, if there are more displayed then can fit on the digital plot. If both analog and digital stimuli exist, the highlight can be moved from the analog to the digital part or from the digital to the analog part by using the $\sqrt{\text{Tabm}}$ key.

You can also use the left mouse button to select the name of the stimulus to be removed.

Undelete

Redisplays the last stimuli deleted since entering the Delete Stimulus menu. Undelete only appears in the menu if traces have been deleted since entering the Delete Stimulus menu.

Plot_control

Displays the Plot Control menu.

X_axis

Displays the X Axis menu. Since all plots on the display share the same X axis, these commands affect every plot.

Y_axis

Displays the Y Axis menu.

Hard_copy

Prints or plots the display onto a hard copy device. The Hard_copy command works the same as in Print in Probe; see the Print command under the File menu in the Probe chapter.

Cursor

Displays the Cursor Operation menu and activates two cursors which may be attached to one or two traces:

Exit

Exits from the Cursor Operation menu and returns to the Main menu. You can also press [Esc] to exit.

Hard_copy

Allows you to print the cursor and their values as shown on the display.

To change the trace on which the first cursor is positioned within a plot, press $\boxed{\text{Ctrl}}$ or $\boxed{\text{Ctrl}}$. Change the trace for the second cursor with $\boxed{\text{Shift}[\text{Ctrl}] \rightarrow \text{and } \boxed{\text{Shift}[\text{Ctrl}] \leftarrow}.$

Move the first cursor along the trace using \leftarrow and \rightarrow . To move to the beginning of a trace, press the Home key; to move to the end, press the End key. To move the second cursor along the trace with $\overline{\leftrightarrow}$ Shift + Home and $\overline{\leftrightarrow}$ Shift + End.

The mouse can also be used to move the position of the cursor on all platforms. Pressing the left mouse button moves the first cursor to the closest X position on the selected trace. The right mouse button performs the same function with the second cursor. If the trace has multiple Y values for a given X value, the cursor moves to the Y value closest to the cursor position.

The X,Y value for each cursor is continuously displayed, as well as the difference of each as they are moved.

Analog Modify Stimulus Menu

This menu appears when the Modify_stimulus command is chosen from the Main menu, and a voltage or current source is chosen. The stimulus name and the current values of the

The hard copy devices available are determined by the information in the device file. Refer to the MicroSim installation guide for details.

On Sun keyboards, use the Home and End keys to move to the beginning or end of the trace. On older Sun keyboards, use $R1$ and $R3$ The mouse can also be used to

select the trace to be used with that cursor by clicking on the trace symbol in the legend.

transient waveform specification for the chosen stimulus will be shown at the bottom of the display. The top of the display will contain a plot which shows the waveform.

Exit

Exits the Analog Modify Stimulus menu and returns to the Main menu.

Transient_parameters

For non-piecewise linear specifications, a menu of the available parameters is shown. You may change the value of a parameter by choosing that item from the menu and entering a new value. Numeric values are input in the same form for PSpice/PLogic, except that suffixes MEG and MIL are not available. This exception is handled with the m/ M scale suffix for numbers: m means milli (1E-3) whereas M means mega (1E+6).

Values may also be expressions if enclosed by { and }. If an existing circuit file is being edited which contains.PARAM parameters, these parameters may be used in expressions. The value of the expression is displayed when the expression is being used, and the expression itself is displayed when you go to modify the value of the expression.

For piecewise linear waveforms, the list of corners that define the waveform are shown. A corner is a pair of values

(<time>, <value>)

where \times time> is the time at which the waveform will be equal to α -value Δ . A + in front of the topmost corner indicates that there are previous corners that are not being displayed. If the bottommost corner has $a + in$ front of it, there are more corners beyond this one that are not being displayed. To see the undisplayed corners, use the Change_corner command. The Corner Modification menu will be displayed with the following commands.

Exit

Returns to the Analog Modify Stimulus menu.

Note Note: The waveform display is re-drawn only after you exit the Transient Parameters menu.

Add_corner

Adds one or more corners to the list of corners. When you have entered all the corners you want, press **Enter** or **Esc** to return to the Corner Modification menu.

Change_corner

Lets you change the time and/or value of a corner. You will be prompted to select a corner to change. Use the \uparrow and \downarrow keys to highlight the corner you wish to change or use the left mouse button. Press **Enter** to change the time and/or value of the highlighted corner, or $\overline{|\text{Esc}|}$ to return to the Corner Modification menu without changing it.

Remove_corner

Deletes one or more corners from the list. You will be prompted to select a corner to remove. Use the \uparrow and \downarrow keys until the corner you wish to delete is highlighted or use the left mouse button. Press $\boxed{\text{Enter}}$ to delete the highlighted corner or $\boxed{\text{Esc}}$ to return to the Corner Modification menu.

Insert_corner

Adds one or more corners anywhere in the list. You will be prompted to select a corner above which you wish to add the new corner(s). Use the \uparrow and \downarrow keys to highlight the desired corner or use the left mouse button. Press **Enter** to insert the new corner(s) at the current location, or $\overline{\text{Esc}}$ to return to the Corner Modification menu without making any modifications.

Either the mouse or the keyboard can be used to add or insert corners for piecewise linear specifications. If a mouse is present, whenever you are prompted for the time and value of a corner, a cross hair will appear near the center of the plot. The time and value at the cross hair will be shown at the bottom of the screen. Whenever the mouse is moved, the cross hair will move, and the current time and voltage (or current) values will be updated. To add a corner with the mouse, click the left mouse button. To scroll the plot, move the mouse just outside the plot and click the left mouse button.

The key combinations Ctrl Page Up and Ctrl PageDown move to the start and end of the list.

The key combinations Ctrl Page Up and Ctrl PageDown move to the start and end of the list.

The key combinations Ctrl Page Up and Ctrl PageDown move to the start and end of the list.

Spec_type

Changes the type of transient waveform the stimulus will produce. The Specification Type menu showing the available types is displayed.

Other_info

Enters the Other Information menu and displays the nontransient parameter information associated with an I- or Vdevice.

Exit

Exits the Other Information menu and returns to the Analog Modify Stimulus menu.

Name

Lets you change the name of the stimulus device.

DC_value

Lets you set the DC value for the stimulus device.

AC_value

Lets you set the AC value(s) for the stimulus device.

nOdes

Allows you to set the $+$ and $-$ node names for the stimulus device.

X_axis

Enters the X Axis menu.

Y_axis

Enters the Y Axis menu.

Display_help

Displays the definition of each of the parameters for the transient specification being shown.

Hard_copy

PRINTS or plots the display onto a hard copy device.

Cursor

See the Cursor command in the Main menu section.

Digital Modify Stimulus Menu

This menu appears after the Modify_stimulus command is chosen from the Main menu, and a digital stimulus is chosen. The name and transient specification for the digital stimulus that was chosen are shown in the lower portion of the display. The corresponding waveform is shown in the plot at the top of the display.

The transient specification for a digital stimulus consists of a series of commands that describe the output of the stimulus over time. If the topmost command is preceded by $a +$), there are more commands prior to it that are not being displayed. If the bottommost command is preceded by $a +$, there are more commands following that are not being displayed. To see commands that are not being displayed, use the Modify_command command.

Exit

Returns to the Main menu

Add_command

Enters the Add Command menu allowing a stimulus to be defined.

The following commands are available:

Exit

Returns to the Digital Modify Stimulus menu.

Set

Prompts you to enter a time and a value. At the given time, the output of the stimulus changes to value. The format of value depends on the radix of the stimulus. When you have entered all the desired SET commands, press [Esc] to return to the Add Command menu.

See the description of radix under the Other_info command for more information.

Goto n Times

Prompts you to enter a time, a label name, and the number of times you want to repeat the loop. When the goto is encountered, the statement following the <label name> is immediately executed.

Goto until GE | GT | LT | LE

Prompts you to enter a time, a label name, and a <value>. The goto is done until the value of the stimulus is GE (greater than or equal to), GT (greater than), LT (less than), or LE (less than or equal to) the value specified.

Prompts you for a \langle time \rangle and a \langle value \rangle . The output of the stimulus is incremented by <value> each time this command is This command only appears if the stimulus has more than one output node

This command only appears if the stimulus has more than one output node

Decr by

executed.

Incr by

Prompts you for a <time> and a <value>. The output of the stimulus is decremented by <value> each time this command is executed.

Label

Prompts you for a label name. This allows you to define the labels that are used in "goto" commands.

Modify_command

Allows you to select one of the commands displayed and change it. Use the \uparrow and \downarrow keys to highlight the command you wish to modify or select it with the left mouse button. (The $\boxed{\text{Ctrl}}$ Page Up and $\boxed{\text{Ctrl}}$ PageDown key combinations move to the start and end of the list.) Press $Enter$ to change the command or F Esc to return to the Digital Modify Stimulus menu without changing the command.

This command only appears if

the stimulus has more than one output node

The [Ctrl] Page Up] and [Ctrl] PageDown] key combinations move to the start and end of the list.

Remove_command

Allows you to delete one or more of the commands. Use the \uparrow and \downarrow keys to highlight the command you wish to remove or select it with the left mouse button. Press **Enter** to remove the command or $\overline{|\text{Esc}|}$ to return to the Digital Modify Stimulus menu without removing the command.

Insert_command

Allows you to add a command somewhere other than at the bottom of the list. Use the $\lceil \uparrow \rceil$ and $\lceil \downarrow \rceil$ keys to highlight the command above which you wish to insert one or more commands or select it with the left mouse button. (The $[CH]$ Page Up and $[CH]$ PageDown key combinations move to the start and end of the list.) Press J to insert commands or E to return to the Digital Modify Stimulus menu.

X_axis

Displays the X Axis menu. Since all plots on the display share the same X axis, these commands affect every plot.

Other_info

Displays the Other Information menu which displays the nontransient parameter information associated with a digital stimulus.

The available commands are as follows:

Exit

Exits the Other Information menu and returns to the Digital Modify Stimulus menu.

Name

Is the device name which must start with a U to indicate that this is a digital stimulus.

Io_model

The name of the model which describes the device's loading and driving characteristics.

Stepsize

The number of seconds that a step represents. If you suffix the time for a command with a C, it is interpreted as steps, and the actual time is equal to the number of steps multiplied by the stepsize.

Width

The number of output nodes connected to the stimulus.

Radix

Specifies the value format. It is a sequence of digits which specifies the number of signals that the corresponding digit in a value represents. Each digit of value is assumed to be in base 2n, where n is the corresponding digit in the radix. The sum of the digits in the radix must be equal to the width. Each digit must be either a 1, 3, or 4 (that is, binary, octal, or hexadecimal).

Power

The digital power node, with a default value of \$G_DPWR.

Ground

The digital ground node, with a default value of \$G_DGND.

Output_nodes

Displays the list of digital nodes that are connected to the stimulus. For stimuli that have more than one output node (a bus), the first node name entered is associated with the highorder bit, and the last node name is associated with the low-order bit.

Show_help

Displays an explanation of the available commands.

Hard_copy

Prints or plots the display onto a hard copy device. The hard copy devices available are determined by the information in the device file.

Cursor

See the Cursor command in the Main menu section.

Plot Control Menu

Exit

Exits the Plot Control menu and returns to the Main menu.

Add_plot

Adds an analog plot to the display, and that plot then becomes the currently selected plot. The display can contain up to 20 plots. If the display is already at its maximum capacity, this command does not appear. The new plot is added at the top of the display, condensing the existing plots to make room. All plots share the same X axis, but each has its own Y axis.

Remove_plot

Removes the selected plot from the display. If the display has only one plot, this command does not appear. After the plot is removed, the other plots are expanded to fill the display and the topmost plot becomes the new selected plot.

Select_plot

Allows you to change which plot is selected. If the display has only one plot, this command does not appear. After you choose this command, you use the up and down row keys or mouse to move the select characters SEL>>. When the SEL>> characters point to the desired plot, select Exit to return to the Plot Control menu.

Display_stimulus

Allows you to add one or all existing stimuli to the currently selected plot.

Undisplay_stimulus

Allows you to remove one or all stimuli from the currently selected plot without deleting it from the circuit file.

always_Use_symbols

Enables the drawing of trace symbols. Each trace is marked with a symbol matching that of the associated variable.

auTo_symbols

Allows StmEd to draw symbols only when the following criteria apply:

- More traces are displayed then there are colors for drawing traces
- There are fewer than nine traces. StmEd starts with auTo_symbols as the default.

Never_use_symbols

Disables the drawing of trace symbols by the auTo_symbols selection.

Change_digital_plot_size

Displays the Change Digital Plot Size menu.

Modify_plot_size

Allows you to specify the percentage of the plot that should be for digital traces. You will be prompted to select a percentage within the displayed valid range. The default is 33 percent.

Change_display_name_size

Allows you to specify the length of the digital signal's display name.

X Axis Menu

This menu appears after the X_axis command is selected from either the Main menu, Analog Modify Stimulus menu, or Digital Modify Stimulus menu.

Exit

Returns to the previous menu (Main menu, Analog Modify Stimulus menu, or Digital Modify Stimulus menu).

Auto_range

Sets the range of the axis to be the range of its stimuli, rounded to a *nice* value. The range of the axis will be automatically adjusted as its stimuli are changed. If the axis is already autoranged, this command does not appear.

If an existing file with a .TRAN statement is being edited, the range will use the final time value of the .TRAN statement.

Set_range

Sets the range of the axis to your specification. Once set, the range is not affected by changes in the stimuli being displayed. It can only be changed by an Auto_range or another Set_range command.

Y Axis Menu

This menu appears after the Y_axis command is chosen from either the Main menu or the Analog Modify Stimulus menu.

Exit

Returns to the previous menu (Main menu or the Analog Modify Stimulus menu).

Auto_range

Sets the range of the axis to be the range of its stimuli, rounded to a *nice* value. The range of the axis will be automatically adjusted as its stimuli are changed. If the axis is already autoranged, this command does not appear.

Set_range

Sets the range of the axis to your specification. Once set, the range is not affected by changes in the stimuli being displayed. It can only be changed by an Auto_range or another Set_range command.

Glossary

Windows An operational system introduced by Microsoft Corporation. It is a graphical user interface environment that runs on MS-DOS-based computers.

Index

Symbols

* (comment), [1-79](#page-117-0) .MODEL, [8-2](#page-448-0) .SUBCKT, [8-2](#page-448-0) ; (in-line comment), [1-80](#page-118-0)

Numerics

4000-series CMOS library, [3-106](#page-339-0) 7400-series TTL and CMOS libraries, [3-106](#page-339-0) 74181 model, [3-54](#page-287-0) 74393 subcircuit example, [3-6](#page-239-0)

A

A/D and D/A converters, [3-47](#page-280-0) ABM, [2-30,](#page-148-0) [Glossary-1](#page-489-0) about, help, [4-13](#page-353-0) absolute value (ABS), [xxv](#page-21-0) ABSTOL (.OPTIONS), [1-37](#page-75-0) .AC, [1-4](#page-42-0) AC analysis, [1-4](#page-42-0) ACCT (.OPTIONS), [1-36](#page-74-0) $ACOS(x)$, XXV

active gate leakage, JFET, [4-44](#page-384-0) ADC, [3-47](#page-280-0) Add Corner Stimulus Editor, [8-31](#page-477-0) add, trace menu, [4-8](#page-348-0) AFFECTS, [3-66](#page-299-0) air-gap, [2-50,](#page-168-0) [2-56](#page-174-0) AKO, [2-8,](#page-126-0) [2-45,](#page-163-0) [2-62,](#page-180-0) [2-76,](#page-194-0) [2-86,](#page-204-0) [2-95,](#page-213-0) [Glossa](#page-489-0)[ry-1](#page-489-0) alias, [5-4,](#page-416-0) [Glossary-1](#page-489-0) amplitude, peak, [2-41,](#page-159-0) [2-42](#page-160-0) Analog Devices Semiconductor Bipolar Transistor, [8-8](#page-454-0) Comparator, [8-8](#page-454-0) Diode, [8-8](#page-454-0) Inductor Coupling (Magnetic), [8-8](#page-454-0) JFET, [8-8](#page-454-0) MOSFET, [8-8](#page-454-0) Opamp, [8-8](#page-454-0) Regulator, [8-8](#page-454-0) analog devices, [1-28,](#page-66-0) [1-30](#page-68-0) [passive](#page-66-0) [semiconductor](#page-66-0) Analog Parts Semiconductor

Voltage Reference, [8-8](#page-454-0) analog-to-digital converter, [1-26](#page-64-0) analyses AC, [1-4](#page-42-0) bias point, [1-34](#page-72-0) DC, [1-7](#page-45-0) Fourier, [1-14](#page-52-0) Monte Carlo, [1-21](#page-59-0) noise, [1-32](#page-70-0) parametric, [1-57](#page-95-0) sensitivity, [1-56](#page-94-0) sensitivity/worst-case, [1-76](#page-114-0) temperature, [1-66](#page-104-0) transient, [1-70](#page-108-0) AND, [3-13](#page-246-0) AND3, [3-16](#page-249-0) anhysteric, [2-53,](#page-171-0) [2-55,](#page-173-0) [4-60](#page-400-0) annotation, [Glossary-1](#page-489-0) symbol, [Glossary-1](#page-489-0) AO, [3-13](#page-246-0) approximation problems, [6-6](#page-431-0) arc tangent (ATAN and ARCTAN), [xxv](#page-21-0) arccosine function, [xxv](#page-21-0) ARCOS(x), [xxv](#page-21-0) arcsine, [xxv](#page-21-0) arctangent, [xxv](#page-21-0) area viewed, [4-11](#page-351-0) argument, [1-64,](#page-102-0) [1-65,](#page-103-0) [2-107,](#page-225-0) [Glossary-1](#page-489-0) arithmetic expressions, [xxvi](#page-22-0) arrange window, [4-12](#page-352-0) ASIN(x), [xxv](#page-21-0) ATAN2, [xxv](#page-21-0) attributes definition, [1-28,](#page-66-0) [1-36,](#page-74-0) [Glossary-1](#page-489-0)

B

basecollector current, [4-29](#page-369-0) emitter current, [4-28](#page-368-0) emitter voltage, [1-50,](#page-88-0) [4-26](#page-366-0) terminal abbreviation, [1-49](#page-87-0) behavioral modeling expressions, [6-10](#page-435-0) behavioral primitives, [3-5,](#page-238-0) [3-52](#page-285-0) constraint check, [3-68](#page-301-0) logic expression, [3-52](#page-285-0) pin-to-pin delay, [3-56](#page-289-0) beta, [4-28](#page-368-0)

bias point, [1-34](#page-72-0) .NODESET, [1-31](#page-69-0) SKIPBP, [1-70](#page-108-0) skipping, [6-11](#page-436-0) bidirectional transfer gates, [3-4,](#page-237-0) [3-18](#page-251-0) binary notation format, [3-81](#page-314-0) bipolar transistor, [2-3,](#page-121-0) [2-83](#page-201-0) [LPNP](#page-121-0) [NPN](#page-121-0) [PNP](#page-121-0) problems, [6-15](#page-440-0) bipolar transistor model, [4-14,](#page-354-0) [4-24](#page-364-0) C-B capacitance, [4-30](#page-370-0) E-B capacitance, [4-31](#page-371-0) forward DC beta, [4-28](#page-368-0) gain bandwidth, [4-33](#page-373-0) junction voltage, [4-26](#page-366-0) output admittance, [4-27](#page-367-0) storage time, [4-32](#page-372-0) Vce(sat) voltage, [4-29](#page-369-0) Bipolar Transistor, Created in Parts, [8-8](#page-454-0) bipolar transistor, PNP, [1-26](#page-64-0) block, [2-107,](#page-225-0) [Glossary-2](#page-490-0) BOOLEAN, [3-57,](#page-290-0) [3-59,](#page-292-0) [3-68](#page-301-0) Boolean expression IF, [xxv](#page-21-0) broadband noise, [4-45](#page-385-0) BSIM3 model expert parameters, [2-73](#page-191-0) BUF, [3-13](#page-246-0) BUF3, [3-16](#page-249-0) bulk, MOSFET terminal (substrate), [1-49](#page-87-0) bulk-drain capacitance, [4-50](#page-390-0) bus, [1-40,](#page-78-0) [Glossary-2](#page-490-0)

C

call, [1-47,](#page-85-0) [1-64,](#page-102-0) [2-2,](#page-120-0) [2-107,](#page-225-0) [Glossary-2](#page-490-0) CAP device model, [1-26](#page-64-0) capacitance collector-base, BJT, [4-30](#page-370-0) emitter-base, [4-31](#page-371-0) capacitor, [1-26,](#page-64-0) [2-22](#page-140-0) CASE, [3-62](#page-295-0) CHANGED reference function, [3-60](#page-293-0) CHANGED_HL reference function, [3-60,](#page-293-0) [3-64](#page-297-0) CHANGED_LH reference function, [3-60](#page-293-0)

channel length, power MOSFET, [4-48](#page-388-0) channel width, power MOSFET, [4-48](#page-388-0) CHEBYSHEV, [2-29](#page-147-0) CHGTOL (.OPTIONS), [1-37](#page-75-0) circuit, [2-2,](#page-120-0) [2-23,](#page-141-0) [2-107,](#page-225-0) [2-108,](#page-226-0) [Glossary-2](#page-490-0) circuit topology, [1-55](#page-93-0) CLEAR, [3-70](#page-303-0) CLOCK, [3-69](#page-302-0) close window, [4-12](#page-352-0) CLRBAR, [3-64](#page-297-0) Cohen, Ellis, [5-6](#page-418-0) collector, [1-49](#page-87-0) base capacitance, [4-33](#page-373-0) base voltage, [4-30](#page-370-0) emitter voltage, [4-26,](#page-366-0) [4-28,](#page-368-0) [4-29,](#page-369-0) [4-33](#page-373-0) command menu, [4-13](#page-353-0) reference, [1-2](#page-40-0) syntax format, [xxiii](#page-19-0) command files Parts, [xli](#page-37-0) Probe, [xxix](#page-25-0) command line options PLogic, [xxxiv](#page-30-0) Probe, [xxxviii](#page-34-0) PSpice, [xxxiv](#page-30-0) PSpice A/D, [xxxiv](#page-30-0) comment, [1-17,](#page-55-0) [1-20,](#page-58-0) [1-60,](#page-98-0) [1-79,](#page-117-0) [1-80,](#page-118-0) [Glossary-](#page-490-0)[2](#page-490-0) common simulation data file (CSDF), [1-46](#page-84-0) Comparator, Created in Parts, [8-8](#page-454-0) compiler, [5-2,](#page-414-0) [5-13,](#page-425-0) [Glossary-2](#page-490-0) compiling, [5-13](#page-425-0) complex digital devices, [3-52](#page-285-0) component, [2-2,](#page-120-0) [2-61,](#page-179-0) [2-94,](#page-212-0) [2-108,](#page-226-0) [Glossary-2](#page-490-0) conductance, [1-38](#page-76-0) conductance matrix, [5-3](#page-415-0) connectors, [Glossary-2](#page-490-0) CONSTRAINT, [3-54,](#page-287-0) [3-66,](#page-299-0) [3-68,](#page-301-0) [3-74](#page-307-0) constraint check, [3-68](#page-301-0) FREQ, [3-73](#page-306-0) GENERAL, [3-74](#page-307-0) SETUP_HOLD, [3-69](#page-302-0) WIDTH, [3-72](#page-305-0) continuation line, [3-37,](#page-270-0) [3-41,](#page-274-0) [3-44](#page-277-0) continuous equations problems, [6-5](#page-430-0) conventions, [1-2](#page-40-0) [expression](#page-40-0) [numeric value](#page-40-0)

convergence analysis bias point, [6-11](#page-436-0) convergence hazard, [1-39](#page-77-0) convergence problems, [1-55,](#page-93-0) [6-1](#page-426-0) approximations, [6-6](#page-431-0) behavioral modeling expressions, [6-10](#page-435-0) bias point, [6-8](#page-433-0) bipolar transistors, [6-15](#page-440-0) continuous equations, [6-5](#page-430-0) DC sweep, $6-8$ derivatives, [6-5](#page-430-0) diagnostics, [6-16](#page-441-0) dynamic range of time, [6-11](#page-436-0) inductors and transformers, [6-14](#page-439-0) Newton-Raphson requirements, [6-3](#page-428-0) parasitic capacitances, [6-13](#page-438-0) semiconductors, [6-8](#page-433-0) switches, [6-9](#page-434-0) transient analysis, [6-11](#page-436-0) converters, [3-47,](#page-280-0) [3-50](#page-283-0) convolution, [2-101](#page-219-0) copy, [4-7](#page-347-0) CORE device model, [1-26](#page-64-0) core model, [2-57,](#page-175-0) [2-61,](#page-179-0) [4-18,](#page-358-0) [4-60](#page-400-0) cosine (COS), [xxv](#page-21-0) CPTIME (.OPTIONS), [1-37](#page-75-0) CPU time, [1-37](#page-75-0) current source, [1-4,](#page-42-0) [Glossary-2](#page-490-0) EXP parameters, [2-34](#page-152-0) PULSE parameters, [2-35](#page-153-0) SIN parameters, [2-42](#page-160-0) SSFM parameters, [2-41](#page-159-0) current-controlled current source, [2-3,](#page-121-0) [2-32](#page-150-0) switch, [1-26,](#page-64-0) [2-3,](#page-121-0) [2-104](#page-222-0) voltage source, [2-4,](#page-122-0) [2-32](#page-150-0) Cursor Stimulus Editor, [8-29,](#page-475-0) [8-38](#page-484-0) customer ID, [4-13](#page-353-0) cut (delete), [4-6](#page-346-0)

D

D device model, [1-26](#page-64-0) DAC, [3-50](#page-283-0) damping factor current source, [2-42](#page-160-0) data file, [xxxiv](#page-30-0)

range, [4-8](#page-348-0) data sheet values, [4-2](#page-342-0) DB, [2-30](#page-148-0) .DC, [1-7](#page-45-0) DC analysis, $1-7$ DC sweep, $1-7$ $Ddt(x)$, XXV decibel, [4-54,](#page-394-0) [4-55](#page-395-0) declarative statement, [Glossary-2](#page-490-0) DEFAD (.OPTIONS), [1-37](#page-75-0) DEFAS, [1-37](#page-75-0) default temperature (TNOM), [1-38](#page-76-0) defined function, [1-10,](#page-48-0) [1-15,](#page-53-0) [Glossary-2](#page-490-0) DEFL (.OPTIONS), [1-37](#page-75-0) DEFW (.OPTIONS), [1-37](#page-75-0) DEG, [2-30](#page-148-0) DELAY, [2-29](#page-147-0) delay, [3-62](#page-295-0) line, [3-4,](#page-237-0) [3-33](#page-266-0) values, [3-9](#page-242-0) derivative problems, [6-5](#page-430-0) DEV tolerance, [1-27,](#page-65-0) [1-76](#page-114-0) DEVEQU, [5-13](#page-425-0) device, [2-66,](#page-184-0) [2-67,](#page-185-0) [2-73,](#page-191-0) [Glossary-2](#page-490-0) header file, [5-10](#page-422-0) model change, [5-3](#page-415-0) topology, [5-10](#page-422-0) device equations adding a new device, [5-9,](#page-421-0) [5-10](#page-422-0) adding a parameter, [5-5](#page-417-0) changing a parameter's name, [5-4](#page-416-0) changing the device equations, [5-6](#page-418-0) giving a parameter an alias, [5-4](#page-416-0) making device model changes, [5-3](#page-415-0) recompiling and linking, [5-13](#page-425-0) device files stimulus editor, [xli,](#page-37-0) [xlii](#page-38-0) device temperatures, customized, [1-28,](#page-66-0) [1-30](#page-68-0) devices, [2-4](#page-122-0) A/D converter, [3-47](#page-280-0) bipolar transistor, [2-83](#page-201-0) capacitor, [2-22](#page-140-0) complex digital, [3-52](#page-285-0) [current-controlled current source](#page-121-0), [2-32](#page-150-0) [current-controlled switch,](#page-121-0) [2-104](#page-222-0) [current-controlled voltage source](#page-122-0), [2-32](#page-150-0) D/A converter, [3-47](#page-280-0) [digital input,](#page-122-0) [3-94](#page-327-0) [digital output](#page-122-0), [3-99](#page-332-0)

[digital primitive](#page-122-0) [digital stimulus](#page-122-0) digital-to-analog interface, [3-94](#page-327-0) [diode](#page-122-0), [2-24](#page-142-0) [GaAsFET](#page-122-0), [2-6](#page-124-0) [independent current source & stimulus](#page-122-0), [2-33](#page-151-0) independent current source & stimulus (sinusoidal waveform), [2-42](#page-160-0) [independent voltage source & stimulus](#page-122-0), [2-33](#page-151-0) [inductor,](#page-122-0) [2-61](#page-179-0) [inductor coupling](#page-122-0) inductor coupling (transformer core), [2-50](#page-168-0) input/output model, [3-91](#page-324-0) [insulated gate bipolar transistor](#page-122-0), [2-108](#page-226-0) interface, [3-2](#page-235-0) [JFET,](#page-122-0) [2-44](#page-162-0) [MOSFET](#page-123-0), [2-62,](#page-180-0) [2-63](#page-181-0) passive, [1-28,](#page-66-0) [1-30](#page-68-0) primitives, [3-3](#page-236-0) programmable array logic, [3-107](#page-340-0) [resistor](#page-123-0), [2-94](#page-212-0) semiconductor, [1-28,](#page-66-0) [1-30](#page-68-0) stimulus, [3-2](#page-235-0) subcircuit instantiation, [2-107](#page-225-0) [subcircuits](#page-123-0) [transmission line](#page-123-0), [2-99](#page-217-0) transmission line coupling, [2-5,](#page-123-0) [2-50](#page-168-0) [voltage-controlled current source](#page-121-0), [2-29](#page-147-0) [voltage-controlled switch,](#page-123-0) [2-96](#page-214-0) [voltage-controlled voltage source](#page-121-0), [2-29](#page-147-0) DFF, [3-21](#page-254-0) diagnostic problems, [6-16](#page-441-0) DIBL, [2-70,](#page-188-0) [2-71,](#page-189-0) [Glossary-2](#page-490-0) differential function, [xxv](#page-21-0) diffusion capacitance, [4-30](#page-370-0) DIGDRVF (.OPTIONS), [1-37](#page-75-0) DIGDRVZ (.OPTIONS), [1-37](#page-75-0) DIGERRDEFAULT (.OPTIONS), [1-37,](#page-75-0) [3-75](#page-308-0) DIGERRLIMIT (.OPTIONS), [1-37,](#page-75-0) [3-75](#page-308-0) DIGFREQ (.OPTIONS), [1-37](#page-75-0) DIGINITSTATE (.OPTIONS), [1-37](#page-75-0) DIGIOLVL, [3-9](#page-242-0) DIGIOLVL (.OPTIONS), [1-37](#page-75-0) digital delay line, [1-27](#page-65-0) Digital Devices Stimuli FSTIM, [8-19–??](#page-465-0) digital input, [1-26,](#page-64-0) [3-94](#page-327-0) digital input model parameters, [3-95](#page-328-0)

[C \(capacitance\)](#page-328-0) [FILE](#page-328-0) [FORMAT](#page-328-0) [Sn \(state "n"\)](#page-328-0) [TIMESTEP](#page-328-0) digital libraries, [3-105](#page-338-0) digital output, [1-26,](#page-64-0) [3-99](#page-332-0) .VECTOR, [1-72](#page-110-0) digital output model parameters, [3-100](#page-333-0) [CHGONLY](#page-333-0) [CLOAD](#page-333-0) [FILE](#page-333-0) [FORMAT](#page-333-0) [RLOAD](#page-333-0) [Sn \(state "n"\)](#page-333-0) [SXNAME](#page-333-0) [TIMESCALE](#page-333-0) [TIMESTEP](#page-333-0) digital power supplies, [3-91,](#page-324-0) [3-93,](#page-326-0) [3-106](#page-339-0) digital primitives, [3-3](#page-236-0) format, [3-7](#page-240-0) digital simulation worst-case timing, [1-40](#page-78-0) digital time step, [1-37](#page-75-0) digital worst-case timing, [1-39](#page-77-0) [convergence hazard](#page-77-0) [cumulative ambiguity hazard](#page-77-0) [digital input voltage](#page-77-0) [glitch suppression](#page-78-0) [net state conflict](#page-78-0) [persistent hazard](#page-78-0) [zero-delay-oscillation](#page-78-0) digital-to-analog converter, [1-26](#page-64-0) interface devices, [3-94](#page-327-0) DIGMNTYMX (.OPTIONS), [1-37,](#page-75-0) [3-9](#page-242-0) DIGMNTYSCALE (.OPTIONS), [1-37,](#page-75-0) [3-10](#page-243-0) DIGOVRDRV (.OPTIONS), [1-38](#page-76-0) DIGTYMXSCALE (.OPTIONS), [1-38](#page-76-0) DINPUT device model, [1-26,](#page-64-0) [3-95](#page-328-0) diode model, [1-26,](#page-64-0) [2-4,](#page-122-0) [2-24,](#page-142-0) [4-14,](#page-354-0) [4-19,](#page-359-0) [4-23](#page-363-0) [forward current](#page-360-0) [junction capacitance](#page-361-0) [reverse breakdown](#page-362-0) [reverse leakage](#page-362-0) [reverse recovery](#page-363-0) Diode, Created in Parts, [8-8](#page-454-0) display, [4-8](#page-348-0) display file, [xl](#page-36-0) .DISTO (small-signal distortion), [7-3](#page-445-0)

distortion, [4-53](#page-393-0) .DISTRIBUTION, [1-10,](#page-48-0) [1-36](#page-74-0) distribution name GAUSS, [1-28](#page-66-0) user-defined, [1-28](#page-66-0) distributions [UNIFORM tolerances name](#page-66-0) DLTCH, [3-28](#page-261-0) DLYLINE, [3-33](#page-266-0) doping tail, [2-71,](#page-189-0) [2-84,](#page-202-0) [Glossary-2](#page-490-0) dot command, [2-23,](#page-141-0) [2-34,](#page-152-0) [Glossary-2](#page-490-0) DOUTPUT device model, [1-26](#page-64-0) drain, [1-49](#page-87-0) area, [1-37](#page-75-0) bulk, [2-65](#page-183-0) current, [4-42,](#page-382-0) [4-44,](#page-384-0) [4-48,](#page-388-0) [4-49](#page-389-0) gate voltage, [4-43,](#page-383-0) [4-44](#page-384-0) induced, [2-68](#page-186-0) source resistance, [4-49](#page-389-0) source voltage, [4-42,](#page-382-0) [4-43,](#page-383-0) [4-49,](#page-389-0) [4-50](#page-390-0) drain current, [4-48](#page-388-0) drive resistance, [1-37](#page-75-0) dynamic range of time, [6-11](#page-436-0)

E

Ebers-Moll model, [4-24](#page-364-0) edge-triggered flip-flops, [1-27,](#page-65-0) [3-21](#page-254-0) truth table, [3-25,](#page-258-0) [3-26](#page-259-0) edit menu, [4-6](#page-346-0) [cut \(delete\)](#page-346-0) [parameter](#page-346-0) [spec](#page-346-0) ELSE, [xxv,](#page-21-0) [Glossary-2](#page-490-0) emitter, [1-49](#page-87-0) base voltage, [4-31](#page-371-0) ENABLE, [3-64](#page-297-0) .END, [1-12](#page-50-0) end of circuit, [1-12](#page-50-0) end subcircuit definition, [1-63](#page-101-0) ENDREPEAT, [3-80](#page-313-0) .ENDS, [1-63](#page-101-0) environment variables LIBPATH, [1-18](#page-56-0) equation changing, [5-6](#page-418-0) ERRORLIMIT, [3-75](#page-308-0) exit program Parts, [4-5,](#page-345-0) [4-14](#page-354-0)

EXPAND (.OPTIONS), [1-20,](#page-58-0) [1-36](#page-74-0) exponential (EXP), [xxv](#page-21-0) exponential temperature coefficient (TCE), [2-95](#page-213-0) export, [4-7](#page-347-0) expressions, [xxvi,](#page-22-0) [1-15](#page-53-0) conventions, [xxiv](#page-20-0) numeric conventions, [xxv](#page-21-0) text, [1-67](#page-105-0) .EXTERNAL, [1-13](#page-51-0) external port specifications, [1-13](#page-51-0) extract menu parameters, [4-11](#page-351-0)

F

fall time, IGBT, [4-35](#page-375-0) falling delay, voltage comparator, [4-58](#page-398-0) FALSE, [3-71](#page-304-0) ferromagnetic, [2-57](#page-175-0) Ferroxcube, [2-54](#page-172-0) FET, [1-26](#page-64-0) file, [xxxiv,](#page-30-0) [3-85](#page-318-0) [data](#page-30-0) [header](#page-318-0) [input](#page-30-0) [output](#page-30-0) [stimulus](#page-318-0) [transitions](#page-318-0) file menu, [4-5](#page-345-0) [exit](#page-345-0) [log commands](#page-345-0) [printer select](#page-345-0) [run commands](#page-345-0) files command, [xli](#page-37-0) device, [xli,](#page-37-0) [xlii](#page-38-0) log, [xxxi,](#page-27-0) [xl,](#page-36-0) [xli,](#page-37-0) [xlii](#page-38-0) filter shift, [1-60](#page-98-0) final time value, [1-70,](#page-108-0) [2-34](#page-152-0) fit view, [4-11](#page-351-0) flicker noise, [2-20,](#page-138-0) [2-28,](#page-146-0) [2-49,](#page-167-0) [2-81,](#page-199-0) [2-93,](#page-211-0) [4-45,](#page-385-0) [Glossary-3](#page-491-0) flip-flops and latches, [3-4,](#page-237-0) [3-19](#page-252-0) initialize, [3-19](#page-252-0) timing constraints, [3-20](#page-253-0) X-level handling, [3-20](#page-253-0) flush interval, [xxxvi](#page-32-0) FORMAT, [3-97](#page-330-0) format array, [3-84](#page-317-0)

forward characteristics, VR, [4-72](#page-412-0) current, diode, [4-20](#page-360-0) DC beta, BJT, [4-28](#page-368-0) .FOUR, [1-14](#page-52-0) Fourier analysis, [1-2,](#page-40-0) [1-14,](#page-52-0) [1-70,](#page-108-0) [Glossary-3](#page-491-0) FREQ (constraint check), [3-73](#page-306-0) frequency expression, [2-29](#page-147-0) modulation, [2-33,](#page-151-0) [2-41](#page-159-0) response, AC analysis, [1-4](#page-42-0) FSTIM, [1-65,](#page-103-0) [1-67,](#page-105-0) [3-85,](#page-318-0) [3-88,](#page-321-0) [Glossary-3](#page-491-0) FSTIM (U Device - File Stimulus), [8-19–??](#page-465-0) .FUNC, [1-15](#page-53-0) function definition, [1-15](#page-53-0) functions absolute value (ABS), [xxv](#page-21-0) arc tangent (ATAN and ARCTAN), [xxv](#page-21-0) arccosine (ACOS), [xxv](#page-21-0) arctangent (ARCTAN), [xxv](#page-21-0) arsine (ASIN), [xxv](#page-21-0) ATAN2, [xxv](#page-21-0) cosine (COS), [xxv](#page-21-0) cosine hyperbolic, [xxv](#page-21-0) differential (Ddt), [xxv](#page-21-0) exponential (EXP), [xxv](#page-21-0) hyperbolic tangent (TANH), [xxvi](#page-22-0) IF, [xxv](#page-21-0) imaginary (IMG), [xxv](#page-21-0) integral (Sdt), [xxvi](#page-22-0) limit (LIMIT), [xxv](#page-21-0) log base 10 (LOG10), [xxvi](#page-22-0) log base E (LOG), [xxv](#page-21-0) MAX, [xxvi](#page-22-0) MIN, [xxvi](#page-22-0) phase (P), [xxvi](#page-22-0) power (PWR), [xxvi,](#page-22-0) [xxvii](#page-23-0) real (R), [xxvi](#page-22-0) signed power (PWRS), [xxvi](#page-22-0) signum (SGN), [xxvi](#page-22-0) sine (SIN), [xxvi](#page-22-0) square root (SQRT), [xxvi](#page-22-0) step (STP), [xxvi](#page-22-0) table (TABLE), [xxvi](#page-22-0) tangent (TAN), [xxvi](#page-22-0)

G

GaAs MESFET, [1-26](#page-64-0)

GaAsFET, [2-4,](#page-122-0) [2-6,](#page-124-0) [2-9,](#page-127-0) [5-11](#page-423-0) device model, [1-26](#page-64-0) [Level 1 parameters](#page-127-0) [Level 2 parameters](#page-127-0) [Level 3 parameters,](#page-128-0) [2-11](#page-129-0) [Level 4 parameters](#page-128-0) Level 5 parameters, [2-11](#page-129-0) parameters for all levels, [2-8](#page-126-0) gain bandwidth, BJT, [4-33](#page-373-0) gate, [Glossary-3](#page-491-0) charge, IGBT, [4-38](#page-378-0) drain capacitance, [4-42](#page-382-0) leakage current, [4-43,](#page-383-0) [4-44](#page-384-0) gated latch, [3-28](#page-261-0) gates, [1-27,](#page-65-0) [1-49,](#page-87-0) [3-12](#page-245-0) bidirectional transfer, [3-18](#page-251-0) [flip-flops](#page-65-0) number in model, [3-15](#page-248-0) number of inputs, [3-14](#page-247-0) [standard](#page-65-0), [3-12](#page-245-0) [tri-state](#page-65-0), [3-15](#page-248-0) gate-source charge, [4-50](#page-390-0) voltage, [1-48,](#page-86-0) [4-42,](#page-382-0) [4-48,](#page-388-0) [4-49](#page-389-0) Gaussian, [1-28](#page-66-0) GENERAL (constraint check), [3-74](#page-307-0) get (retrieve part), [4-7](#page-347-0) glitch, [Glossary-3](#page-491-0) suppression, [1-40](#page-78-0) global node, [1-65](#page-103-0) parameters, [Glossary-3](#page-491-0) ports, [Glossary-3](#page-491-0) GMIN (.OPTIONS), [1-38](#page-76-0) goal functions command line, [xl](#page-36-0) Ground Stimulus Editor, [8-37](#page-483-0) group delay, [1-50](#page-88-0) AC analysis, [1-4](#page-42-0) Gummel-Poon transistor model, [4-26,](#page-366-0) [4-27,](#page-367-0) [4-28](#page-368-0)

H

Hard Copy Stimulus Editor, [8-28,](#page-474-0) [8-38](#page-484-0) hard copy parameter modification, [4-17](#page-357-0) harmonics, [1-14](#page-52-0) header file, [3-85](#page-318-0) help menu, [4-13](#page-353-0) [about](#page-353-0) [index](#page-353-0) [keyboard](#page-353-0) [menu commands](#page-353-0) [procedures](#page-353-0) [using help](#page-353-0) HEX radix functions, [3-86](#page-319-0) hexadecimal notation, [3-83](#page-316-0) HEXFET, [4-46](#page-386-0) HOLDTIME, [3-70](#page-303-0) hyperbolic tangent (TANH), [xxvi](#page-22-0) hysteresis, [2-53](#page-171-0) hysteresis curve, core, [4-61](#page-401-0)

I

I/O model, [3-78](#page-311-0) IBIS translator, [4-7](#page-347-0) .IC, [1-16,](#page-54-0) [1-31](#page-69-0) bias point .IC setting, [1-16](#page-54-0) IC=, [1-71,](#page-109-0) [2-22,](#page-140-0) [2-61](#page-179-0) icon, [xxi,](#page-17-0) [Glossary-3](#page-491-0) IF, [xxv,](#page-21-0) [Glossary-3](#page-491-0) imaginary part, [1-50](#page-88-0) $IMG(x)$, XXV import, [4-7](#page-347-0) .INC, [1-15,](#page-53-0) [1-17,](#page-55-0) [1-25](#page-63-0) included file, [1-3,](#page-41-0) [1-17,](#page-55-0) [1-37,](#page-75-0) [1-63,](#page-101-0) [1-78,](#page-116-0) [Glossa](#page-491-0)[ry-3](#page-491-0) INCR BY, [3-84](#page-317-0) IND device model, [1-26](#page-64-0) independent current source & stimulus, [2-4,](#page-122-0) [2-33](#page-151-0) sinusoidal waveform, [2-42](#page-160-0) independent sources AC analysis, [1-5](#page-43-0) independent voltage source & stimulus, [2-4,](#page-122-0) [2-33](#page-151-0) index, [4-13](#page-353-0) inductor, [1-26,](#page-64-0) [2-4,](#page-122-0) [2-61](#page-179-0) coupling, [2-4,](#page-122-0) [2-51](#page-169-0) coupling (transformer core), [2-50](#page-168-0) problems, [6-14](#page-439-0) Inductor Coupling (Magnetic), Created in Parts, [8-8](#page-454-0) initial bias point condition, [1-16](#page-54-0) in-line c[omment,](#page-64-0) [1-80](#page-118-0)
input capacitance, JFET, [4-43](#page-383-0) input file, [xxxiv](#page-30-0) input/output model parameters, [3-8,](#page-241-0) [3-91](#page-324-0) AtoD, [3-91](#page-324-0) DIGPOWER, [3-91](#page-324-0) DRV, [3-91](#page-324-0) DtoA, [3-91](#page-324-0) OUT, [3-92](#page-325-0) TPWRT, [3-92](#page-325-0) instance name, [2-3,](#page-121-0) [Glossary-3](#page-491-0) instantiate, [1-63,](#page-101-0) [Glossary-3](#page-491-0) insulated gate bipolar transistor (IGBT), [2-4,](#page-122-0) [2-108,](#page-226-0) [4-](#page-374-0) [34](#page-374-0) integral (Sdt), [xxvi](#page-22-0) Intel hex format, [3-39,](#page-272-0) [3-43](#page-276-0) interface, [3-2](#page-235-0) internal time step, [1-70](#page-108-0) INTERNAL_NODE, [5-12](#page-424-0) INV, [3-13](#page-246-0) INV3, [3-16](#page-249-0) invoke, [Glossary-3](#page-491-0) IO_LEVEL, [3-9,](#page-242-0) [3-79](#page-312-0) IO_STM, [3-78,](#page-311-0) [3-81,](#page-314-0) [3-89](#page-322-0) ionization knee, [2-47,](#page-165-0) [Glossary-3](#page-491-0) $IS =$, [3-97](#page-330-0) IS temperature, [2-9,](#page-127-0) [2-26,](#page-144-0) [2-45,](#page-163-0) [2-86,](#page-204-0) [Glossary-3](#page-491-0) ISAS, [Glossary-3](#page-491-0) ISWITCH device model, [1-26](#page-64-0) iteration, [2-40,](#page-158-0) [Glossary-3](#page-491-0) ITL3, [7-3](#page-445-0) ITLn (.OPTIONS), [1-38](#page-76-0)

J

JEDEC file, [1-65,](#page-103-0) [1-67,](#page-105-0) [3-34,](#page-267-0) [3-36,](#page-269-0) [3-38,](#page-271-0) [3-107](#page-340-0) JFET, [2-4,](#page-122-0) [2-44,](#page-162-0) [4-14,](#page-354-0) [4-45,](#page-385-0) [5-11](#page-423-0) [active gate leakage](#page-384-0) [input capacitance](#page-383-0) model, [4-40](#page-380-0) [noise voltage](#page-385-0) [output conductance](#page-381-0) [passive gate leakage](#page-383-0) [reverse transfer capacitance](#page-382-0) [transconductance](#page-381-0) [transfer curve](#page-382-0) JFET, Created In Parts, [8-8](#page-454-0) Jiles-Atherton model, [2-53,](#page-171-0) [2-55,](#page-173-0) [Glossary-3](#page-491-0) JKFF, [3-21](#page-254-0) job statistics (ACCT), [1-36](#page-74-0)

junction

capacitance, diode, [4-21](#page-361-0) definition, [2-65,](#page-183-0) [2-75,](#page-193-0) [Glossary-3](#page-491-0) voltage, BJT, [4-26](#page-366-0)

K

keyboard accelerator, [4-4](#page-344-0) KEYWORD, [2-29,](#page-147-0) [2-30,](#page-148-0) [2-39,](#page-157-0) [2-107,](#page-225-0) [Glossary-3](#page-491-0) [DB](#page-148-0) [DEG](#page-148-0) [MAG](#page-148-0) [R_I](#page-148-0) [RAD](#page-148-0) Knuth, Donald, [1-24](#page-62-0)

L

labels, [Glossary-3](#page-491-0) Laplace variable, [1-15,](#page-53-0) [2-29](#page-147-0) large signal swing, opamp, [4-53](#page-393-0) latch, [3-19](#page-252-0) gated, [3-28](#page-261-0) lateral PNP, [1-26](#page-64-0) .LIB, [1-18](#page-56-0) LIBPATH, [1-18,](#page-56-0) [Glossary-4](#page-492-0) Libraries User-Defined, [8-2](#page-448-0) [\(see also Parts\)](#page-448-0) LIBRARY (.OPTIONS), [1-36](#page-74-0) library file, [1-18](#page-56-0) limit (LIMIT), [xxv](#page-21-0) LIMPTS (.OPTIONS), [1-38](#page-76-0) LIMTIM, [7-3](#page-445-0) linear, [4-9](#page-349-0) temperature coefficient (TC1), [2-95](#page-213-0) link, [5-3,](#page-415-0) [5-13,](#page-425-0) [Glossary-4](#page-492-0) LIST (.OPTIONS), [1-36](#page-74-0) .LOADBIAS, [1-54](#page-92-0) load bias point file, [1-20](#page-58-0) log (logarithmic), [4-9](#page-349-0) base 10 (LOG10), [xxvi](#page-22-0) base E (LOG), [xxv](#page-21-0) commands, [4-5](#page-345-0) log files, [xxxi](#page-27-0) Parts, [xli](#page-37-0) Probe, [xl](#page-36-0) stimulus editor, [xlii](#page-38-0) log Probe commands, [xxix,](#page-25-0) [xxxi](#page-27-0)

logic expression, [3-52](#page-285-0) LOGICEXP, [3-52,](#page-285-0) [3-54,](#page-287-0) [3-56](#page-289-0) lossy transmission line, [1-26,](#page-64-0) [2-99,](#page-217-0) [2-101](#page-219-0) lot tolerance, [1-27,](#page-65-0) [1-76,](#page-114-0) [1-78,](#page-116-0) [Glossary-4](#page-492-0) LPNP device model, [1-26](#page-64-0) lsb, [1-73,](#page-111-0) [Glossary-4](#page-492-0) LVLCOD, [7-3](#page-445-0) LVLTIM, [7-3](#page-445-0)

M

M.H, [5-3](#page-415-0) macro file, [xl](#page-36-0) MAG, [2-30](#page-148-0) magnetic core, [2-52,](#page-170-0) [2-54](#page-172-0) magnitude, [1-38,](#page-76-0) [1-50](#page-88-0) $M(x)$, functions, XXV Manly, Cindy, [5-6](#page-418-0) master library file, [1-18](#page-56-0) MAXFREQ, [3-73](#page-306-0) maximum (MAX), [xxvi](#page-22-0) output swing, opamp, [4-56](#page-396-0) MAXORD, [7-3](#page-445-0) .MC, [1-21](#page-59-0) memory primitives, [3-5](#page-238-0) RAM, [3-43](#page-276-0) ROM, [3-39](#page-272-0) menu, [xxi,](#page-17-0) [Glossary-4](#page-492-0) commands, [4-13](#page-353-0) [menus for Parts](#page-345-0) edit, [4-6](#page-346-0) extract, [4-11](#page-351-0) file, [4-5](#page-345-0) help, [4-13](#page-353-0) options, [4-11](#page-351-0) part, [4-7](#page-347-0) plot, [4-8](#page-348-0) trace, [4-8](#page-348-0) view, [4-11](#page-351-0) window, [4-12](#page-352-0) messages, [1-39,](#page-77-0) [3-74](#page-307-0) [DIGITAL INPUT VOLTAGE](#page-77-0) [FREQUENCY](#page-77-0) [GENERAL](#page-77-0) [HOLD](#page-77-0) [NET-STATE CONFLICT](#page-78-0) [PERSISTENT HAZARD](#page-78-0) [RELEASE](#page-77-0)

[SETUP](#page-77-0) [Timing Violations](#page-77-0) **[WIDTH](#page-77-0)** [ZERO-DELAY- OSCILLATION](#page-78-0) metafile, [Glossary-4](#page-492-0) Microsoft compiler, [5-13](#page-425-0) MIN_LO, [3-72](#page-305-0) MINFREQ, [3-73](#page-306-0) minimum (MIN), [xxvi](#page-22-0) MNTYMXDLY, [3-9](#page-242-0) mobility, [2-66,](#page-184-0) [2-68,](#page-186-0) [2-70,](#page-188-0) [2-72,](#page-190-0) [2-110,](#page-228-0) [2-111,](#page-229-0) [Glossary-4](#page-492-0) .MODEL, [1-25](#page-63-0) model, [4-18](#page-358-0) bipolar transistor (BJT), [4-24](#page-364-0) diode, [4-19](#page-359-0) insulated gate bipolar transistor (IGBT), [4-18,](#page-358-0) [4-](#page-374-0) [34](#page-374-0) JFET, [4-40](#page-380-0) library, [1-18,](#page-56-0) [Glossary-4](#page-492-0) nonlinear magnetic core, [4-60](#page-400-0) operational amplifier, [4-52](#page-392-0) power MOSFET, [4-46](#page-386-0) temperature customization, [1-28,](#page-66-0) [1-30](#page-68-0) voltage comparator, [4-57](#page-397-0) voltage reference, [4-67](#page-407-0) voltage regulator, [4-62](#page-402-0) Models, in Libraries, [8-2](#page-448-0) Monte Carlo analysis, [1-10,](#page-48-0) [1-21,](#page-59-0) [1-53](#page-91-0) MOS.C, [5-3,](#page-415-0) [5-8](#page-420-0) MOSFET, [1-26,](#page-64-0) [2-5,](#page-123-0) [2-62,](#page-180-0) [2-63](#page-181-0) Level 1,2,3, [2-65](#page-183-0) Level 4, [2-67](#page-185-0) Level 5 expert parameters, [2-73](#page-191-0) MOSFET, Created in Parts, [8-8](#page-454-0) mouse, [4-11,](#page-351-0) [Glossary-4](#page-492-0) msb, [1-73,](#page-111-0) [Glossary-4](#page-492-0) msim.ini, [xxxiv,](#page-30-0) [1-18,](#page-56-0) [Glossary-4](#page-492-0) multi-bit A/D converter, [3-5,](#page-238-0) [3-47](#page-280-0) timing model, [3-48](#page-281-0) multi-bit D/A converter, [3-5,](#page-238-0) [3-47,](#page-280-0) [3-50](#page-283-0) timing model, [3-50](#page-283-0) MXPR macro, [5-5](#page-417-0)

N

N device, [3-94](#page-327-0) Nagel, Lawrence, [5-6](#page-418-0) NAND, [3-13](#page-246-0)

NAND3, [3-16](#page-249-0) NBTG, [3-18](#page-251-0) N-channel, [1-26](#page-64-0) [GaAsMESFET](#page-64-0) [IGBT](#page-64-0) **[JFET](#page-64-0)** [NMOS](#page-64-0) nesting, [2-107,](#page-225-0) [Glossary-4](#page-492-0) netlist definition, [Glossary-4](#page-492-0) device declarations, [2-3](#page-121-0) intrinsic device types, [2-3](#page-121-0) proper syntax, [2-2](#page-120-0) new device, [4-7](#page-347-0) Newton-Raphson requirements, [6-3](#page-428-0) NIGBT device model, [1-26](#page-64-0) NJF device model, [1-26](#page-64-0) NMOSdevice model, [1-26](#page-64-0) NOBIAS (.OPTIONS), [1-36](#page-74-0) NODE (.OPTIONS), [1-36,](#page-74-0) [3-72](#page-305-0) .NODESET, [1-16,](#page-54-0) [1-20,](#page-58-0) [1-31,](#page-69-0) [1-53](#page-91-0) nodeset, [1-2,](#page-40-0) [1-20,](#page-58-0) [1-31,](#page-69-0) [1-55,](#page-93-0) [Glossary-4](#page-492-0) NOECHO (.OPTIONS), [1-36](#page-74-0) .NOISE, [1-32](#page-70-0) noise, [4-45](#page-385-0) analysis, [1-32](#page-70-0) [broadband](#page-385-0) [flicker](#page-385-0), [2-20,](#page-138-0) [2-28,](#page-146-0) [2-49,](#page-167-0) [2-81,](#page-199-0) [2-93](#page-211-0) [shot,](#page-385-0) [2-20,](#page-138-0) [2-28,](#page-146-0) [2-49,](#page-167-0) [2-81,](#page-199-0) [2-93](#page-211-0) thermal, [2-20,](#page-138-0) [2-28,](#page-146-0) [2-49,](#page-167-0) [2-81,](#page-199-0) [2-93,](#page-211-0) [2-106](#page-224-0) [voltage, JFET](#page-385-0) NOM.LIB, [1-18](#page-56-0) nominal temperature, [1-66,](#page-104-0) [2-13,](#page-131-0) [2-23,](#page-141-0) [2-26,](#page-144-0) [2-46,](#page-164-0) [2-61,](#page-179-0) [2-77,](#page-195-0) [2-88,](#page-206-0) [2-94](#page-212-0) NOMOD (.OPTIONS), [1-36](#page-74-0) nonlinear controlled sources, [1-34](#page-72-0) nonlinear magnetic core model, [4-60](#page-400-0) hysteresis curve, [4-61](#page-401-0) NOOUTMSG (.OPTIONS), [1-36](#page-74-0) NOPAGE (.OPTIONS), [1-36](#page-74-0) NOPRBMSG (.OPTIONS), [1-36](#page-74-0) no-print value, [1-70](#page-108-0) NOR, [3-13](#page-246-0) NOR3, [3-16](#page-249-0) NOREUSE (.OPTIONS), [1-36](#page-74-0) NOREUSE flag, [1-36,](#page-74-0) [1-55,](#page-93-0) [Glossary-4](#page-492-0) NOSUBCKT, [1-52,](#page-90-0) [Glossary-4](#page-492-0) NPN bipolar transistor, [1-26](#page-64-0) number of times to repeat (n), [3-80](#page-313-0) NUMDGT (.OPTIONS), [1-38,](#page-76-0) [1-45,](#page-83-0) [Glossary-4](#page-492-0)

numeric expression convention, [xxv](#page-21-0) NXOR, [3-13](#page-246-0) NXOR3, [3-16](#page-249-0)

O

O device, [3-99](#page-332-0) OA, [3-13](#page-246-0) object, [5-3,](#page-415-0) [5-13,](#page-425-0) [Glossary-4](#page-492-0) OCT radix functions, [3-86](#page-319-0) OMITTED, [5-5](#page-417-0) .OP, [1-34](#page-72-0) Opamp, Created in Parts, [8-8](#page-454-0) open library, [4-5](#page-345-0) open loop gain, opamp, [4-54,](#page-394-0) [4-55](#page-395-0) phase, opamp, [4-56](#page-396-0) operational amplifier model, [4-15,](#page-355-0) [4-52](#page-392-0) large signal swing, [4-53](#page-393-0) maximum output swing, [4-56](#page-396-0) open loop gain, [4-54,](#page-394-0) [4-55](#page-395-0) open loop phase, [4-56](#page-396-0) operator, [1-68,](#page-106-0) [Glossary-5](#page-493-0) .OPTIONS, [1-35,](#page-73-0) [1-37](#page-75-0) [ABSTOL](#page-75-0) [ACCT](#page-74-0) [CHGTOL](#page-75-0) [CPTIME](#page-75-0) [DEFAD](#page-75-0) [DEFAS](#page-75-0) [DEFL](#page-75-0) [DEFW](#page-75-0) [DIGDRVF](#page-75-0) [DIGDRVZ](#page-75-0) [DIGERRDEFAULT](#page-75-0), [3-75](#page-308-0) [DIGERRLIMIT](#page-75-0), [3-75](#page-308-0) [DIGFREQ](#page-75-0) [DIGINITSTATE](#page-75-0) [DIGIOLVL](#page-75-0) [DIGMNTYMX](#page-75-0) [DIGMNTYSCALE,](#page-75-0) [3-10](#page-243-0) [DIGOVRDRV](#page-76-0) [DIGTYMXSCALE](#page-76-0) [DISTRIBUTION](#page-74-0) [EXPAND](#page-74-0), [1-20](#page-58-0) **[GMIN](#page-76-0)** [ITL1](#page-76-0) [ITL2](#page-76-0) [ITL4](#page-76-0)

ITL₅ [LIBRARY](#page-74-0) [LIMPTS](#page-76-0) [LIST](#page-74-0) [NOBIAS](#page-74-0) [NODE](#page-74-0) **[NOECHO](#page-74-0)** [NOMOD](#page-74-0) **[NOOUTMSG](#page-74-0)** [NOPAGE](#page-74-0) **[NOPRBMSG](#page-74-0) [NOREUSE](#page-74-0)** [NUMDGT](#page-76-0), [1-45](#page-83-0) [OPTS](#page-74-0) [PIVREL](#page-76-0) [PIVTOL](#page-76-0) [RELTOL](#page-76-0) [STEPGMIN](#page-74-0) [TNOM](#page-76-0) [VNTOL](#page-76-0) [WIDTH,](#page-76-0) [1-45](#page-83-0) options, [xxxiv,](#page-30-0) [1-35](#page-73-0) menu, toolbar, [4-11](#page-351-0) options not available in PSpice, [7-3](#page-445-0) [.ALTER command](#page-446-0) [IN= option on .WIDTH statement](#page-445-0) [ITL3](#page-445-0) [LIMTIM](#page-445-0) [LVLCOD](#page-445-0) [LVLTIM](#page-445-0) [MAXORD](#page-445-0) [METHOD](#page-445-0) OPTS (.OPTIONS), [1-36](#page-74-0) OR, [3-13](#page-246-0) OR3, [3-16](#page-249-0) Other Information Stimulus Editor, [8-36](#page-482-0) output admittance, BJT, [4-27](#page-367-0) capacitance, power MOSFET, [4-50](#page-390-0) conductance, JFET, [4-41](#page-381-0) OUTPUT ALL, [1-21,](#page-59-0) [1-76,](#page-114-0) [1-77,](#page-115-0) [Glossary-5](#page-493-0) output file, [xxxiv](#page-30-0) Output Nodes Stimulus Editor, [8-37](#page-483-0)

P

package, [Glossary-5](#page-493-0)

page, [1-36,](#page-74-0) [Glossary-5](#page-493-0) setup, [4-5](#page-345-0) pan-new center, [4-11](#page-351-0) .PARAM, [1-41](#page-79-0) parameter, [4-6,](#page-346-0) [5-4,](#page-416-0) [5-5,](#page-417-0) [Glossary-5](#page-493-0) [adding](#page-417-0) definition, [1-41](#page-79-0) extraction, [4-11](#page-351-0) global, [2-8,](#page-126-0) [2-22,](#page-140-0) [2-26,](#page-144-0) [Glossary-3](#page-491-0) [name change](#page-416-0) [value calculation](#page-417-0) parametric analysis, [1-57](#page-95-0) PARAMS, [1-63](#page-101-0) subcircuits, [2-107](#page-225-0) parasitic capacitance, [6-13](#page-438-0) part, [2-2,](#page-120-0) [2-109,](#page-227-0) [Glossary-5](#page-493-0) [definition](#page-493-0) [instance](#page-493-0) part menu, [4-7](#page-347-0) [copy](#page-347-0) [export](#page-347-0) [get](#page-347-0) [IBIS translator](#page-347-0) [import](#page-347-0) [new](#page-347-0) [save](#page-347-0) [select library](#page-347-0) Parts, [4-1,](#page-341-0) [8-2–??](#page-448-0) command file, [xli](#page-37-0) Data Flow, [8-5](#page-451-0) Device Model File (.mod), [8-5–](#page-451-0)[8-6](#page-452-0) log file, [xli](#page-37-0) Model Data Files (.mdt), [8-7](#page-453-0) Screen Layout, [8-4](#page-450-0) Setup Color Configuration, [8-9](#page-455-0) Supported Devices, [8-8–??](#page-454-0) user interface, [4-3](#page-343-0) windows file menu, [4-5](#page-345-0) windows menus, [4-5](#page-345-0) Parts command line options, [xli](#page-37-0) [-c](#page-37-0) [-d](#page-37-0) [-l](#page-37-0) passive gate leakage, JFET, [4-43](#page-383-0) path definition, [3-57](#page-290-0) PBTG, [3-18](#page-251-0) P-channel, [1-26](#page-64-0) [JFET](#page-64-0)

[MOSFET](#page-64-0)

peak amplitude, [2-41,](#page-159-0) [2-42](#page-160-0) phase, [1-50](#page-88-0) phase (P), [xxvi](#page-22-0) piecewise linear, [1-10](#page-48-0) pin, [1-6,](#page-44-0) [1-13,](#page-51-0) [1-39,](#page-77-0) [1-64,](#page-102-0) [2-22,](#page-140-0) [2-61,](#page-179-0) [2-94,](#page-212-0) [3-](#page-285-0) [52,](#page-285-0) [3-106,](#page-339-0) [Glossary-5](#page-493-0) pin current, [4-62,](#page-402-0) [4-64,](#page-404-0) [Glossary-5](#page-493-0) pin-to-pin delay (PINDLY), [3-54,](#page-287-0) [3-56,](#page-289-0) [3-57,](#page-290-0) [3-58,](#page-291-0) [3-66](#page-299-0) PIVREL (.OPTIONS), [1-38](#page-76-0) PIVTOL (.OPTIONS), [1-38](#page-76-0) PJF device model, [1-26](#page-64-0) PLAND, [3-36](#page-269-0) PLD, [1-65,](#page-103-0) [1-67,](#page-105-0) [3-34](#page-267-0) PLNAND, [3-36](#page-269-0) PLNOR, [3-36](#page-269-0) PLNXOR, [3-36](#page-269-0) PLOR, [3-36](#page-269-0) .PLOT, [1-43](#page-81-0) plot, [1-43](#page-81-0) Plot Control Stimulus Editor, [8-28,](#page-474-0) [8-39](#page-485-0) Add, [8-39](#page-485-0) Display Stimulus, [8-39](#page-485-0) Remove, [8-39](#page-485-0) Select, [8-39](#page-485-0) plot menu, [4-8](#page-348-0) [data range](#page-348-0) [display](#page-348-0) [linear](#page-349-0) [log](#page-349-0) [scale](#page-349-0) [trace variable](#page-349-0) [X axis settings](#page-348-0) [Y axis settings](#page-349-0) PLXOR, [3-36](#page-269-0) PMOS device model, [1-26](#page-64-0) PNP device model, [1-26](#page-64-0) POLY, [Glossary-5](#page-493-0) ports, [Glossary-5](#page-493-0) global, [Glossary-3](#page-491-0) Power Stimulus Editor, [8-37](#page-483-0) power (PWR), [xxvi,](#page-22-0) [xxvii](#page-23-0) power MOSFET model, [4-14,](#page-354-0) [4-46](#page-386-0) output capacitance, [4-50](#page-390-0) Rds (on) resistance, [4-49](#page-389-0) reverse drain current, [4-51](#page-391-0) switching time, [4-51](#page-391-0) transconductance, [4-48](#page-388-0)

transfer curve, [4-48](#page-388-0) turn-on charge, [4-50](#page-390-0) zero-bias leakage, [4-49](#page-389-0) .prb file, [xl](#page-36-0) previous view, [4-11](#page-351-0) primitives, [3-1,](#page-234-0) [3-2,](#page-235-0) [3-3,](#page-236-0) [3-56](#page-289-0) .PRINT, [1-45](#page-83-0) print, [1-45,](#page-83-0) [4-5](#page-345-0) step value, [1-70,](#page-108-0) [2-34](#page-152-0) tables, [1-45](#page-83-0) printer select, [4-5](#page-345-0) Probe, [1-46](#page-84-0) command line options, [xxxviii](#page-34-0) log file, [xl](#page-36-0) windows, log commands, [xxix](#page-25-0) windows, run commands, [xxix](#page-25-0) .PROBE, [1-46](#page-84-0) Probe command line options, [xl](#page-36-0) [-bn](#page-36-0) [-bs](#page-36-0) [-c](#page-36-0) [-i](#page-36-0) [-l](#page-36-0) [-p](#page-36-0) procedures, help, [4-13](#page-353-0) product related documents, [xxviii](#page-24-0) programmable logic array PLD, [3-5,](#page-238-0) [3-34,](#page-267-0) [3-36,](#page-269-0) [3-](#page-340-0) [107](#page-340-0) [data values](#page-270-0) [PLAND](#page-269-0) [PLANDC](#page-269-0) [PLNAND](#page-269-0) [PLNANDC](#page-269-0) [PLNOR](#page-269-0) [PLNORC](#page-269-0) [PLNXOR](#page-269-0) [PLNXORC](#page-269-0) [PLOR](#page-269-0) [PLORC](#page-269-0) [PLXOR](#page-269-0) [PLXORC](#page-269-0) timing model, [3-37](#page-270-0) [types](#page-269-0) propagation delay, [3-10](#page-243-0) PSpice Commands .MODEL, [8-2](#page-448-0) .SUBCKT, [8-2](#page-448-0) PSPICE.DEV, [xli,](#page-37-0) [xlii](#page-38-0) PSPICE.MAK, [5-13](#page-425-0) PULLDN,[3-32](#page-265-0)

PULLUP, [3-32](#page-265-0) pullup and pulldown resistors, [3-4,](#page-237-0) [3-32](#page-265-0)

Q

QBAR, [1-46](#page-84-0) quadratic temperature coefficient (TC2), [2-95](#page-213-0) quasi-saturation effect (BJT), [2-91](#page-209-0)

R

R_I, [2-30](#page-148-0) RAD, [2-30](#page-148-0) RAM, [3-43](#page-276-0) random access memory timing model, [3-44](#page-277-0) Rds (on) resistance, power MOSFET, [4-49](#page-389-0) read only memory, [3-39](#page-272-0) timing model, [3-42](#page-275-0) real function (R), [xxvi](#page-22-0) real part, [1-50](#page-88-0) recompiling and linking, [5-13](#page-425-0) redraw Parts window, [4-11](#page-351-0) reference functions, [3-60](#page-293-0) [CHANGED](#page-293-0) [CHANGED_HI](#page-293-0) [CHANGED_LH](#page-293-0) reference voltage, VR, [4-69](#page-409-0) Regulator Created in Parts, [8-8](#page-454-0) relative accuracy, [1-38](#page-76-0) RELEASETIME, [3-70](#page-303-0) RELTOL (.OPTIONS), [1-38](#page-76-0) REPEAT, [2-40,](#page-158-0) [3-80](#page-313-0) [ENDREPEAT](#page-158-0) [FOREVER](#page-158-0) RES device model, [1-26](#page-64-0) resistance multiplier, [2-95](#page-213-0) resistor, [1-26,](#page-64-0) [2-5,](#page-123-0) [2-94](#page-212-0) pullup and pulldown, [3-32](#page-265-0) reverse breakdown, diode, [4-22](#page-362-0) characteristics, VR, [4-71](#page-411-0) drain current, power MOSFET, [4-51](#page-391-0) dynamic impedance, VR, [4-68](#page-408-0) leakage, diode, [4-22](#page-362-0) recovery, diode, [4-23](#page-363-0) transfer capacitance, JFET, [4-42](#page-382-0) rising delay, voltage comparator, [4-59](#page-399-0)

RMS, [1-32](#page-70-0)

roll-off current, [2-84,](#page-202-0) [4-28,](#page-368-0) [4-29](#page-369-0) gain, [4-54,](#page-394-0) [4-55](#page-395-0) ROM, [3-39](#page-272-0) run, [2-30,](#page-148-0) [2-96,](#page-214-0) [Glossary-5](#page-493-0) commands, [4-5](#page-345-0) Probe commands, [xxix,](#page-25-0) [xxxi](#page-27-0)

S

saturation characteristics, IGBT, [4-37](#page-377-0) save, [4-7](#page-347-0) bias point to file, [1-52](#page-90-0) library, [4-5](#page-345-0) Save As library, [4-5](#page-345-0) .SAVEBIAS, [1-20,](#page-58-0) [1-52](#page-90-0) scale factor, [1-37,](#page-75-0) [4-9](#page-349-0) SCBE, [2-70,](#page-188-0) [2-72,](#page-190-0) [Glossary-5](#page-493-0) schematic, [2-61,](#page-179-0) [Glossary-5](#page-493-0) Schmitt trigger, [3-91](#page-324-0) Schottky-barrier diode, [4-20](#page-360-0) Sdt(x) integral function, [xxvi](#page-22-0) select library, [4-7](#page-347-0) semiconductor problems, [6-8](#page-433-0) .SENS, [1-56](#page-94-0) sensitivity analysis, [1-56](#page-94-0) worst-case analysis, [1-76](#page-114-0) setpoint, [Glossary-5](#page-493-0) SETUP_HOLD constraint check, [3-69](#page-302-0) SETUPTIME, [3-70](#page-303-0) SGN(X) signum function, [xxvi](#page-22-0) Shockley, [4-19](#page-359-0) shot noise, [2-20,](#page-138-0) [2-28,](#page-146-0) [2-49,](#page-167-0) [2-81,](#page-199-0) [2-93,](#page-211-0) [4-45](#page-385-0) shunt conductance, [1-41](#page-79-0) SIGNAME, [3-89,](#page-322-0) [3-98](#page-331-0) signed power (PWRS), [xxvi](#page-22-0) SIMLIBPATH, [Glossary-6](#page-494-0) simulation, [2-30,](#page-148-0) [2-102,](#page-220-0) [2-103,](#page-221-0) [Glossary-6](#page-494-0) simulation command line options [-bf](#page-32-0) [-bn](#page-32-0) [-bs](#page-32-0) [-d0](#page-33-0) [-i](#page-32-0) [-iconic](#page-33-0)

[-wDAT](#page-32-0) [-wNO_NOTIFY](#page-33-0) [-wONLY](#page-33-0) [-wOUT](#page-32-0) [-wPAUSE](#page-33-0) [-wTXT](#page-33-0) SIN(x) function, [xxvi](#page-22-0) sine (SIN), [xxvi](#page-22-0) sinusoidal waveform parameters, [2-42](#page-160-0) skip bias point, SKIPBP, [1-70](#page-108-0) skipbp, [1-36,](#page-74-0) [1-70,](#page-108-0) [1-71,](#page-109-0) [Glossary-6](#page-494-0) small-signal, [1-34](#page-72-0) small-signal bias point, [1-16](#page-54-0) source, [1-49](#page-87-0) specifications, model, [4-6](#page-346-0) SPICE2G, [5-8,](#page-420-0) [7-4](#page-446-0) PSpice differences, [7-3](#page-445-0) square root (SQRT), [xxvi](#page-22-0) SRFF, [3-28](#page-261-0) standard gates, [1-27,](#page-65-0) [3-3,](#page-236-0) [3-12,](#page-245-0) [3-13](#page-246-0) [AND](#page-246-0) [ANDA](#page-246-0) AO [AOI](#page-246-0) **[BUF](#page-246-0)** [BUFA](#page-246-0) [INV](#page-246-0) [INVA](#page-246-0) [NAND](#page-246-0) [NANDA](#page-246-0) [NOR](#page-246-0) [NORA](#page-246-0) [NXOR](#page-246-0) [NXORA](#page-246-0) [OA](#page-246-0) [OAI](#page-246-0) [OR](#page-246-0) [ORA](#page-246-0) [XOR](#page-246-0) [XORA](#page-246-0) statement, [1-41,](#page-79-0) [1-55,](#page-93-0) [2-31,](#page-149-0) [2-51,](#page-169-0) [2-52,](#page-170-0) [2-64,](#page-182-0) [Glossary-6](#page-494-0) Statz model, [2-7,](#page-125-0) [2-19,](#page-137-0) [Glossary-6](#page-494-0) .STEP, [1-57](#page-95-0) step ceiling value, [1-70](#page-108-0) step function (STP), [xxvi](#page-22-0) STEPGMIN (.OPTIONS), [1-36](#page-74-0) stepping a resistor, [1-57](#page-95-0) STIM, [3-78](#page-311-0) .STIMLIB, [1-61](#page-99-0)

.STIMULUS, [1-62](#page-100-0) stimulus definition, [1-62](#page-100-0) stimulus devices, [3-2,](#page-235-0) [3-77](#page-310-0) examples, [3-81](#page-314-0) file stimulus, [3-85](#page-318-0) stimulus generator, [3-78](#page-311-0) Stimulus Editor Cursor, [8-29,](#page-475-0) [8-38](#page-484-0) Delete Stimulus, [8-27](#page-473-0) Display Help, [8-32](#page-478-0) Hard Copy, [8-28,](#page-474-0) [8-33,](#page-479-0) [8-38](#page-484-0) Insert Command, [8-36](#page-482-0) Menus Analog Modify Stimulus, [8-29](#page-475-0) Digital Modify Stimulus, [8-34](#page-480-0) Plot Control, [8-39](#page-485-0) X Axis, [8-41](#page-487-0) Y Axis, [8-42](#page-488-0) Modify Command, [8-35](#page-481-0) Modify Stimulus, [8-27](#page-473-0) New Stimulus, [8-27](#page-473-0) Other Information, [8-36](#page-482-0) Plot Control, [8-28](#page-474-0) Remove Command, [8-36](#page-482-0) Show Help, [8-37](#page-483-0) User Interface, [8-22](#page-468-0) X Axis, [8-28,](#page-474-0) [8-32,](#page-478-0) [8-36](#page-482-0) Y Axis, [8-28,](#page-474-0) [8-32](#page-478-0) stimulus editor device file, [xli,](#page-37-0) [xlii](#page-38-0) log file, [xlii](#page-38-0) Stimulus Editor (StmEd) Analog, [8-18–](#page-464-0)[8-19](#page-465-0) Digital, [8-19–??](#page-465-0) Startup Command Line Options, [8-17](#page-463-0) stimulus library file, [1-61](#page-99-0) StmEd command line options, [xlii](#page-38-0) [-c](#page-38-0) [-d](#page-38-0) [-i](#page-38-0) [-l](#page-38-0) storage time, BJT, [4-32](#page-372-0) STP(x), [xxvi](#page-22-0) struct m_, [5-8](#page-420-0) subcircuit, [2-3,](#page-121-0) [2-5,](#page-123-0) [2-103,](#page-221-0) [Glossary-6](#page-494-0) definition, [1-63](#page-101-0) [device declarations](#page-121-0) instantiation, [2-107](#page-225-0) [intrinsic device types](#page-121-0)

library, [1-18](#page-56-0) Subcircuits, in Libraries, [8-2](#page-448-0) .SUBCKT, [1-63](#page-101-0) substrate, [1-49](#page-87-0) Sun main menu, [4-14](#page-354-0) [bipolar transistor model](#page-354-0) [diode model](#page-354-0) [exit program](#page-354-0) [JFET model](#page-354-0) [operational amplifier model](#page-355-0) [power MOSFET transistor model](#page-354-0) [voltage comparator model](#page-355-0) Sun parameter modification menu, [4-16](#page-356-0) [device curve](#page-356-0) [hard copy](#page-357-0) [model parameters](#page-356-0) [screen information](#page-356-0) [trace](#page-357-0) [X Axis](#page-357-0) [Y Axis](#page-357-0) supported model types, Parts, [4-18](#page-358-0) sweep variable, [1-23,](#page-61-0) [1-53](#page-91-0) DC analysis, $1-8$ switch current-controlled, [2-3](#page-121-0) problems, [6-9](#page-434-0) voltage-controlled, [2-5](#page-123-0) switching time, power MOSFET, [4-51](#page-391-0) SXNAME, [3-102](#page-335-0) symbol, [Glossary-6](#page-494-0) syntax, [xxiii,](#page-19-0) [1-25,](#page-63-0) [1-62,](#page-100-0) [Glossary-6](#page-494-0)

T

T_ABS (.MODEL), [1-29](#page-67-0) T_MEASURED (.MODEL), [1-28,](#page-66-0) [1-29](#page-67-0) T_REL_GLOBAL (.MODEL), [1-29](#page-67-0) T_REL_LOCAL (.MODEL), [1-29](#page-67-0) table (TABLE), [xxvi](#page-22-0) tangent (TAN), [xxvi](#page-22-0) tangent hyperbolic (TANH), [xxvi](#page-22-0) TC, [2-95](#page-213-0) [1 \(linear temperature coefficient\)](#page-213-0) [2 \(quadratic temperature coefficient\)](#page-213-0) [E \(exponential temperature coefficient\)](#page-213-0) .TEMP, [1-66](#page-104-0) temperature, [1-41,](#page-79-0) [1-66](#page-104-0) customization, [1-28,](#page-66-0) [1-30](#page-68-0) drift, VR, [4-70](#page-410-0)

temperature customization, [1-30](#page-68-0) temperature customizing, [1-28](#page-66-0) **TEXT** subcircuit, [2-107](#page-225-0) .TEXT, [1-67](#page-105-0) text expressions, [1-67](#page-105-0) text parameter definition, [1-67](#page-105-0) TEXTINT, [1-67,](#page-105-0) [1-68,](#page-106-0) [Glossary-6](#page-494-0) .TF, [1-69](#page-107-0) thermal noise, [2-20,](#page-138-0) [2-28,](#page-146-0) [2-49,](#page-167-0) [2-81,](#page-199-0) [2-93,](#page-211-0) [2-106](#page-224-0) thermal voltage, [1-41](#page-79-0) tick number, [3-97,](#page-330-0) [Glossary-6](#page-494-0) TIMESCALE, [3-86,](#page-319-0) [3-104](#page-337-0) TIMESTEP, [3-79,](#page-312-0) [3-82,](#page-315-0) [3-97,](#page-330-0) [3-103](#page-336-0) timing constraint, [3-11](#page-244-0) timing hazards convergence, [1-39](#page-77-0) cumulative ambiguity, [1-39](#page-77-0) timing model, [3-8](#page-241-0) delay line, [3-33](#page-266-0) gated latch, [3-29](#page-262-0) general discussion, [3-10](#page-243-0) multi-bit A/D converter, [3-48](#page-281-0) multi-bit D/A converter, [3-50](#page-283-0) programmable logic array, [3-37](#page-270-0) random access memory, [3-44](#page-277-0) read only memory, [3-42](#page-275-0) TNOM (.OPTIONS), [1-38](#page-76-0) tolerances, [1-21,](#page-59-0) [1-27,](#page-65-0) [1-76](#page-114-0) [DEV](#page-65-0) [distribution name](#page-65-0) [GAUSS](#page-66-0) [LOT](#page-65-0) [specification](#page-65-0) [UNIFORM](#page-66-0) [user-defined](#page-66-0) TOM model, [2-7,](#page-125-0) [Glossary-6](#page-494-0) toolbar, [4-11](#page-351-0) parts buttons, [4-3](#page-343-0) Toolbars StmEd buttons, [8-22](#page-468-0) topology, [1-55,](#page-93-0) [5-10](#page-422-0) trace menu add, [4-8](#page-348-0) trace variable, [4-9](#page-349-0) .TRAN, [1-70](#page-108-0) transconductance, JFET, [4-41](#page-381-0) transconductance, power MOSFET, [4-48](#page-388-0) transfer characteristics, IGBT, [4-36](#page-376-0) [transfer curve](#page-121-0)

JFET, [4-42](#page-382-0) power MOSFET, [4-48](#page-388-0) transfer function, [1-69](#page-107-0) voltage comparator, [4-57](#page-397-0) transformer, [1-26](#page-64-0) problems, [6-14](#page-439-0) transient analysis, [1-14,](#page-52-0) [1-70](#page-108-0) [final time value](#page-108-0) [internal time step](#page-108-0) [no-print value](#page-108-0) [print step value](#page-108-0) problems, [6-11](#page-436-0) [SKIPBP](#page-108-0) [step ceiling value](#page-108-0) transient bias point, [1-16](#page-54-0) Transient Parameters Stimulus Editor Add Corner, [8-31](#page-477-0) Insert Corner, [8-31](#page-477-0) Remove Corner, [8-31](#page-477-0) transistor, bipolar, [2-83](#page-201-0) transition functions, [3-61](#page-294-0) [TRN_\\$H](#page-294-0) [TRN_\\$L](#page-294-0) [TRN_H\\$](#page-294-0) [TRN_HL](#page-294-0) [TRN_HZ](#page-294-0) [TRN_L\\$](#page-294-0) [TRN_LH](#page-294-0) [TRN_LZ](#page-294-0) [TRN_Z\\$](#page-294-0) [TRN_ZH](#page-294-0) [TRN_ZL](#page-294-0) transition time, voltage comparator, [4-58](#page-398-0) transitions file, [3-85](#page-318-0) transmission line coupling, [2-5,](#page-123-0) [2-50,](#page-168-0) [2-58,](#page-176-0) [2-99](#page-217-0) TRISTATE, [3-57,](#page-290-0) [3-64](#page-297-0) tri-state gates, [1-27,](#page-65-0) [3-4,](#page-237-0) [3-15,](#page-248-0) [3-16](#page-249-0) [AND3](#page-249-0) [AND3A](#page-249-0) [BUF3](#page-249-0) [BUF3A](#page-249-0) [INV3](#page-249-0) [INV3A](#page-249-0) [NAND3](#page-249-0) [NAND3A](#page-249-0) [NOR3](#page-249-0) [NOR3A](#page-249-0) [NXOR3](#page-249-0)

[NXOR3A](#page-249-0) [OR3](#page-249-0) [OR3A](#page-249-0) [XOR3](#page-249-0) [XOR3A](#page-249-0) TRN device model, [1-26](#page-64-0) TSTEP, [2-34](#page-152-0) TSTOP, [2-34](#page-152-0) turn-on charge, power MOSFET, [4-50](#page-390-0) Tutorials Analog Stimuli Using StmEd, [8-18–](#page-464-0)[8-19](#page-465-0) Digital Stimuli Using StmEd, [8-19–??](#page-465-0) typographical conventions, [xxii](#page-18-0)

U

U.C. Berkeley, [5-3](#page-415-0) address, [2-82,](#page-200-0) [5-6](#page-418-0) UADC device model, [1-26,](#page-64-0) [3-47](#page-280-0) UBTG, [3-18](#page-251-0) UDAC device model, [1-26,](#page-64-0) [3-50](#page-283-0) UDLY device model, [1-27,](#page-65-0) [3-33](#page-266-0) UEFF device model, [1-27,](#page-65-0) [3-22](#page-255-0) UGATE, [3-54](#page-287-0) UGATE device model, [1-27,](#page-65-0) [3-14,](#page-247-0) [3-54](#page-287-0) UGFF device model, [1-27,](#page-65-0) [3-28](#page-261-0) UIO device model, [1-27,](#page-65-0) [3-91](#page-324-0) UPLD, [3-37](#page-270-0) URAM, [3-44](#page-277-0) UROM, [3-41](#page-274-0) User Interface Stimulus Editor, [8-22](#page-468-0) user interface parts, [4-3](#page-343-0) user-defined distribution, [1-10](#page-48-0) using help, [4-13](#page-353-0) UTGATE device model, [1-27,](#page-65-0) [3-17](#page-250-0)

V

VARY BOTH, [1-78,](#page-116-0) [Glossary-6](#page-494-0) VARY DEV, [1-76,](#page-114-0) [Glossary-6](#page-494-0) VARY LOT, [1-78,](#page-116-0) [Glossary-6](#page-494-0) Vce(sat) voltage, BJT, [4-29](#page-369-0) .VECTOR, [1-72](#page-110-0) view menu, [4-11](#page-351-0) [area](#page-351-0) [fit](#page-351-0) [in \(zoom\)](#page-351-0)

[out \(zoom\)](#page-351-0) [pan-new center](#page-351-0) [previous](#page-351-0) [redraw](#page-351-0) VIEWsim A/D , [3-98](#page-331-0) VNTOL (.OPTIONS) , [1-38](#page-76-0) voltage comparator model , [4-15,](#page-355-0) [4-57](#page-397-0) falling delay , [4-58](#page-398-0) rising delay , [4-59](#page-399-0) transfer function , [4-57](#page-397-0) transition time , [4-58](#page-398-0) Voltage Reference Created in Parts , [8-8](#page-454-0) voltage reference model , [4-67](#page-407-0) forward characteristics , [4-72](#page-412-0) reference voltage , [4-69](#page-409-0) reverse characteristics , [4-71](#page-411-0) reverse dynamic impedance , [4-68](#page-408-0) temperature drift , [4-70](#page-410-0) Voltage Source PWL Parameters , [2-38](#page-156-0) voltage-controlled current source , [2-3,](#page-121-0) [2-29](#page-147-0) switch , [1-27,](#page-65-0) [2-5,](#page-123-0) [2-96](#page-214-0) voltage source , [2-3,](#page-121-0) [2-29](#page-147-0) VSWITCH device model , [1-27](#page-65-0) VTO temperature , [Glossary-6](#page-494-0)

W

.WATCH , [1-74](#page-112-0) watch analysis results , [1-74](#page-112-0) .WCASE , [1-76](#page-114-0) WHEN , [3-74](#page-307-0) Width Stimulus Editor , [8-37](#page-483-0) WIDTH (.OPTIONS) , [1-38,](#page-76-0) [1-45,](#page-83-0) [1-79](#page-117-0) WIDTH (constraint check) , [3-72](#page-305-0) wildcard characters , [xxxiv](#page-30-0) window menu , [4-12,](#page-352-0) [Glossary-6](#page-494-0) [arrange](#page-352-0) [close](#page-352-0) Windows , [xxi,](#page-17-0) [1-39,](#page-77-0) [Glossary-7](#page-495-0) windows file menu , [4-5](#page-345-0) [exit](#page-345-0) [log commands](#page-345-0) [open library](#page-345-0) [page setup](#page-345-0) [print](#page-345-0)

[printer select](#page-345-0) [run commands](#page-345-0) [save library](#page-345-0) [SaveAs library](#page-345-0) worst-case analysis , [1-10,](#page-48-0) [1-53,](#page-91-0) [1-76](#page-114-0)

X

X Axis Stimulus Editor , [8-28,](#page-474-0) [8-36](#page-482-0) X axis parameter modification , [4-17](#page-357-0) settings , [4-8](#page-348-0) XOR , [3-13](#page-246-0) XOR3 , [3-16](#page-249-0)

Y

Y Axis Stimulus Editor , [8-28](#page-474-0) Auto Range , [8-42](#page-488-0) Set Range, [8-42](#page-488-0) Y axis parameter modification , [4-17](#page-357-0) settings , [4-9](#page-349-0)

Z

Zener diode , [4-14,](#page-354-0) [4-22](#page-362-0) zero impedance voltage source, DAC , [3-51](#page-284-0) zero-bias , [4-31,](#page-371-0) [4-42,](#page-382-0) [4-43,](#page-383-0) [4-48,](#page-388-0) [4-50](#page-390-0) leakage, power MOSFET , [4-49](#page-389-0) zoom in view , [4-11](#page-351-0) zoom out view , [4-11](#page-351-0)