Lecture #14

E3-238 : Analog VLSI Circuits

Dr. Navakanta Bhat

Associate Professor, ECE Department Indian Institute of Science, Bangalore-560012

Email: navakant@ece.iisc.ernet.in URL: http://ece.iisc.ernet.in/~navakant/Navakant_Bhat.html

August 2005

Output stage requirement

Capable of providing high output current to drive large loads

However, the DC bias current should be low to avoid Static power dissipation

The output impedance should be very low

Source follower can serve the purpose

Class AB NMOS and PMOS source follower (push-pull) stage is a preferred configuration

Output stage class AB

Biasing the output stage

M3B and M4B are diode connectedNMOS and PMOS respectivel

$$
V_{xy} = V_{gs3b} + V_{gs4b}
$$

$$
V_{xy} = V_{tn3b} + V_{tp4b} + 2\Delta V
$$

Choose the sizes of M3B and M4B such that *Vxy* is just above the the two V _s of M1B and M2B to avoid cross over distortion

M1-M3 and M2-M4 pairs

The gain will be comparable to 2 stage OPAMP due to cascoding of the load transistor

The load capacitance itself acts as compensation capacitance

Dr. Navakanta Bhat

$$
A_v(0) = \frac{Folded cascade gain}{\frac{g_{o2} + g_{o9}}{g_{m4}r_{o4}} + \frac{g_{o5}}{g_{m7}r_{o7}}}
$$

$$
A_{\nu}(0) = \frac{(g_m r_o)^2}{3}
$$
 Assuming all g_m and r_o are identical

The dominant pole is associated with the output

CL provides frequency compensation

Increasing C_L improves phase margin

OTA and OPAMP Circuits

Operational Transconductance Amplifier

OTA is essentially an OPAMP without an output buffer

An OTA without output buffer can drive only capacitive loads

OTA is an amplifier where all nodes except I/O are low impedance nodes. Hence the two stage OPAMP configuration minus buffer is NOT an OTA since the drain of M4 is high impedance node

As the name suggests, the quantity of interest in OTA is not the voltage gain, but it is

$$
Gm = \frac{i_{out}}{v_{i2} - v_{i1}} = \frac{i_{out}}{v_i}
$$

The basic OTA circuit configuration

Assumptions

$$
g_{m1} = g_{m2}
$$
 and $(W/L)_3 = (W/L)_4 = (W/L)_8$
 $(W/L)_6 = K(W/L)_4$ and $(W/L)_7 = K(W/L)_9$

Then

$$
i_o = i_{d6} - i_{d7} = K(i_{d4} - i_{d9}) = K(i_{d2} - i_{d1})
$$

\n
$$
i_o = K\left(g_m \frac{v_i}{2} + g_m \frac{v_i}{2}\right) = Kg_m v_i
$$

\n
$$
G_m = \frac{i_o}{v_i} = Kg_m
$$

Transconductance Gm

Gm can be set by appropriate K

For a given K (i.e. after design) Gm can still be varied by setting an appropriate bias current, I_s

i.e. Filters made using OTA can be tuned by changing I_s

Output pole is the only dominant pole! i.e. capacitive loads improve the phase margin

Simple Low pass filter

Single pole low pass filter with a cut off frequency of

$$
\omega_{p} = G_{m}/C
$$

Simple High pass filter

High pass filter with cut off frequency of

$$
\omega_p\!\!=\!\!G_m\!/C
$$

General biquadratic (biquad) configuration

Inverting and Noninverting amplifier

Inverting

1

Integrator and Differentiator

$$
v_o = -R_2 C_1 \frac{dv_i}{dt}
$$

Log and Antilog Amplifier

T i v v $v_o = -I_o R_1 e$

Sample and Hold Circuit

This is an essential requirement for discrete time systems (sampled data systems)

Applications:

ADCs,

Switched capacitor filters

Comparators etc.

Requirement of discrete time operation: 1.Switches to perform sampling 2.High input impedance to sense the charge without corrupting (ideally suited for CMOS and not for BJT)

MOSFET switch issues

Finite acquisition time

Finite bandwidth in sample mode

DC offset in sample mode (Vos1)

Finite aperture delay (∆t)

Pedestal error (Vos2) : (Charge injection and Clock feed through)

Droop in Hold mode

$$
For t > t_H + \Delta T
$$

$$
V_o(t) = V_i(t_H + \Delta t) + V_{os1} + V_{os2} + \Delta V(t)
$$

Acquisition time $\tau = R_{on}C_H$ (RC time constant of channel)

$$
R_{on} = \frac{1}{\mu \text{Cox} \frac{W}{L} (V_{gs} - V_t)}
$$
 In linear region

Bandwidth in sample mode = $1/\tau$

 V_{osI} =0 provided MOSFET is in linear region (i.e. *Vin* < φ_H – *Vt*) Otherwise $Vo \neq Vin$ instead $Vo = \varphi_H - Vt$

Channel charge injection

When switch is ON, channel charge is

 $Qc=WLCox(\varphi_H-Vi-Vt)$

When φ goes low, the switch turns off and the channel charge must exit out

An approximation is, 50% of this charge Goes to the out put node

The fraction that goes to output node is a complex function of parameters such as impedance seen at each node to the ground, clock transition time etc. (ex: if clock makes slow transition all the charge could be absorbed at input)

$$
\Delta V = -\frac{Q_c}{2C_H}
$$

$$
\Delta V = -\frac{WLC_{ox}(\phi_H - V_i - V_t)}{2C_H}
$$

Effect of charge injection

Speed-Precision product : τ∆V

$$
\tau \cdot \Delta V = \frac{L^2}{2\mu}
$$

Interesting trade-off!

Depends only on L and is independent of transistor width and the value of the sampling capacitance

Clock feedthrough

When the switch is being turned off, the clock transition capacitively couples to the output

Note: If clock makes slow transition (quasi static) Then the clock feed through error is significantly less

Example for error values

W=10 μ m, L=2 μ m, Vt=0.7V, Cox=1.38fF/ μ m², C_{ov} =3fF, C_{H} =1pF, φ_{H} =5V, φ_{H} =0V

Gain error $= 1.1\%$

Charge injection offset $=47 \text{mV}$

Clock feed through offset $= 15 \text{mV}$

Total offset $= 62$ mV

picked up by M2 (ΔQ_2 *)*

 $\Delta Q_1 = 0.5W_1L_1C_{ox}(V_{DD}-Vi-Vt)$ $\Delta Q_2 = W_2L_2C_0x(V_{DD}-Vi-Vt)$ Choose $L_1 = L_2$ and $W_2 = W_1/2$ to cancel the charge injection

Note that the clock feed through error is also cancelled

$$
\Delta V_{cft} = -\Delta \phi \frac{C_{ov}}{C_{ov} + C_H} + \Delta \phi \frac{C_{ov}}{C_{ov} + C_H} = 0
$$